EEWORLDEEWORLDEEWORLD

Part Number

Search

HY62256ALJ

Description
DRAM & SRAM MEMORY
File Size792KB,14 Pages
ManufacturerETC
Download Datasheet View All

HY62256ALJ Overview

DRAM & SRAM MEMORY

Data Sheet-sram/62256ald1
http://www.hea.com/hean2/sram/62256ald1.htm
HY62256A-(I) Series
32Kx8bit CMOS SRAM
Description
Features
The
Fully static operation and
HY62256A/HY62256A-I
Tri-state outputs
is a high-speed, low
TTL compatible inputs
power and 32,786 x 8-bits
and outputs
CMOS Static Random
Low power consumption
Access Memory
-2.0V(min.) data
fabricated using
retention
Hyundai's high
Standard pin
performance CMOS
configuration
process technology. The
-28 pin 600 mil PDIP
HY62256A/HY62256A-I
-28 pin 330 mil SOP
has a data retention mode
-28 pin 8x13.4 mm
that guarantees data to
TSOP-1
remain valid at the
(standard and reversed)
minimum power supply
voltage of 2.0 volt. Using
the CMOS technology,
supply voltages from 2.0
to 5.5 volt has little effect
on supply current in the
data retention mode. The
HY62256A/HY62256A-I
is suitable for use in low
voltage operation and
battery back-up
application.
·
·
·
·
1 of 2
22/10/97 12:30
How to learn electronic technology well - for beginners
Learning electronic technology is a gradual process. I personally think it should be divided into five steps: The first step is to cultivate interest. Influenced by my family, I have developed a stron...
kiki Analog electronics
Urgently need your help
How do I write a program for a signal generator that can generate five types of waveforms : triangle wave, sawtooth wave, sine wave, step wave, and square wave ?Can anyone help me? Thank you.My email ...
hanfenggl MCU
Learn about the design of multi-channel synchronous clock signals for multi-core DSP
Multi-core processors are electronic devices that have been developing rapidly recently. Multiple isomorphic or heterogeneous processors are integrated in a single chip, which greatly improves its com...
Jacktang DSP and ARM Processors
When designing DDS in FPGA, how to set arbitrary waveform data in ROM?
I know how to generate square waves and sine waves, but how do I generate arbitrary waveforms? Is it achieved by combining basic waveforms or storing data directly in ROM?...
影子刺客 FPGA/CPLD
Circuit PCB Design
The two development boards communicate with each other through a network cable. Now we need to design the two boards into one board, eliminating the crystal head and network cable, connect the network...
dabing88 PCB Design
Requesting information on the camera photosensitive chip with LVDS interface
I'm looking for information about camera photosensitive chips. I found several models with DVP output interfaces. I can find the models of LVDS interfaces, but I can't find the manuals. Can any expert...
ienglgge DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1620  1334  996  2174  2540  33  27  21  44  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号