HY5DU12822ALT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > HY5DU12822ALT

Preview

HY5DU12822ALT: Description512Mb DDR SDRAM; File Size368KB，33 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet View All

HY5DU12822ALT Overview

512Mb DDR SDRAM

HY5DU12822ALT Preview

HY5DU12422A(L)T

HY5DU12822A(L)T

HY5DU121622A(L)T

512Mb DDR SDRAM

HY5DU12422A(L)T

HY5DU12822A(L)T

HY5DU121622A(L)T

This document is a general product description and is subject to change without notice. Hynix semiconductor does not assume

any responsibility for use of circuits described. No patent licenses are implied.

Rev. 0.0/Feb. 2003

HY5DU12422A(L)T

HY5DU12822A(L)T

HY5DU121622A(L)T

Revision History

1. Rev 0.0 (Feb. 19)

1) Datasheet Release in Preliminary version

Rev. 0.0/Feb. 2003

HY5DU12422A(L)T

HY5DU12822A(L)T

HY5DU121622A(L)T

DESCRIPTION

PRELIMINARY

The HY5DU12422A(L)T, HY5DU12822A(L)T and HY5DU121622A(L)T are a 536,870,912-bit CMOS Double Data

Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density

and high bandwidth.

This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the

clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,

Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-

nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible

with SSTL_2.

FEATURES

•

, V

DDQ

= 2.5V +/- 0.2V

All inputs and outputs are compatible with SSTL_2

interface

Fully differential clock inputs (CK, /CK) operation

Double data rate interface

Source synchronous - data transaction aligned to

bidirectional data strobe (DQS)

x16 device has two bytewide data strobes (UDQS,

LDQS) per each x8 I/O

Data outputs on DQS edges when read (edged DQ)

Data inputs on DQS centers when write (centered

DQ)

On chip DLL align DQ and DQS transition with CK

transition

DM mask write data-in at the both rising and falling

edges of the data strobe

•

All addresses and control inputs except data, data

strobes and data masks latched on the rising edges

of the clock

Programmable /CAS latency 2 / 2.5/ 3 supported

Programmable burst length 2 / 4 / 8 with both

sequential and interleave mode

Internal four bank operations with single pulsed

/RAS

Auto refresh and self refresh supported

tRAS lock out function supported

8192 refresh cycles / 64ms

JEDEC standard 400mil 66pin TSOP-II with 0.65mm

pin pitch

Full and Half strength driver option controlled by

EMRS

•

ORDERING INFORMATION

Part No.

HY5DU12422A(L)T-X*

HY5DU12822A(L)T-X*

HY5DU121622A(L)T-X*

OPERATING FREQUENCY

Package

400mil

66pin

TSOP-II

Configuration

128Mx4

64Mx8

32Mx16

Grade

- D4

- D43

CL3

200MHz

Remark

(CL-tRCD-tRP)

DDR400 (3-4-4)

DDR400 (3-3-3)

* Note : D of speed indicates DDR400.

Rev. 0.0 / Feb. 2003

HY5DU12422A(L)T

HY5DU12822A(L)T

HY5DU121622A(L)T

PIN CONFIGURATION

VDD

VDDQ

DQ0

VSSQ

VDDQ

DQ1

VSSQ

VDDQ

VDD

/WE

/CAS

/RAS

/CS

BA0

BA1

A10/AP

VDD

DQ0

VDDQ

DQ1

VSSQ

DQ2

VDDQ

DQ3

VSSQ

VDDQ

VDD

/WE

/CAS

/RAS

/CS

BA0

BA1

A10/AP

VDD

x16

VDD

DQ0

VDDQ

DQ1

DQ2

VSSQ

DQ3

DQ4

VDDQ

DQ5

DQ6

VSSQ

DQ7

VDDQ

LDQS

VDD

LDM

/WE

/CAS

/RAS

/CS

BA0

BA1

A10/AP

VDD

x16

VSS

DQ15

VSSQ

DQ14

DQ13

VDDQ

DQ12

DQ11

VSSQ

DQ10

DQ9

VDDQ

DQ8

VSSQ

UDQS

VREF

VSS

UDM

/CK

CKE

A12

A11

VSS

DQ7

VSSQ

DQ6

VDDQ

DQ5

VSSQ

DQ4

VDDQ

VSSQ

DQS

VREF

VSS

/CK

CKE

A12

A11

VSS

VSSQ

DQ3

VDDQ

VSSQ

DQ2

VDDQ

VSSQ

DQS

VREF

VSS

/CK

CKE

A12

A11

VSS

400mil X 875mil

66pin TSOP -II

0.65mm pin pitch

ROW AND COLUMN ADDRESS TABLE

ITEMS

Organization

Row Address

Column Address

Bank Address

Auto Precharge Flag

Refresh

128Mx4

32M x 4 x 4banks

A0 - A12

A0-A9, A11, A12

BA0, BA1

A10

64Mx8

16M x 8 x 4banks

A0 - A12

A0-A9, A11

BA0, BA1

A10

32Mx16

8M x 16 x 4banks

A0 - A12

A0-A9

BA0, BA1

A10

Rev. 0.0/Feb. 2003

HY5DU12422A(L)T

HY5DU12822A(L)T

HY5DU121622A(L)T

PIN DESCRIPTION

CK, /CK

TYPE

Input

DESCRIPTION

Clock: CK and /CK are differential clock inputs. All address and control input signals are

sampled on the crossing of the positive edge of CK and negative edge of /CK. Output

(read) data is referenced to the crossings of CK and /CK (both directions of crossing).

Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and

device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER

DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row

ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF

REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE

must be maintained high throughout READ and WRITE accesses. Input buffers, excluding

CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are

disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW

level after Vdd is applied.

Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All com-

mands are masked when CS is registered high. CS provides for external bank selection on

systems with multiple banks. CS is considered part of the command code.

Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRE-

CHARGE command is being applied.

Address Inputs: Provide the row address for ACTIVE commands, and the column address

and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the

memory array in the respective bank. A10 is sampled during a precharge command to

determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10

HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The

address inputs also provide the op code during a MODE REGISTER SET command. BA0

and BA1 define which mode register is loaded during the MODE REGISTER SET command

(MRS or EMRS).

Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being

entered.

Input Data Mask: DM is an input mask signal for write data. Input data is masked when

DM is sampled HIGH along with that input data during a WRITE access. DM is sampled

on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ

and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corre-

sponds to the data on DQ8-Q15.

Data Strobe: Output with read data, input with write data. Edge aligned with read data,

centered in write data. Used to capture write data. For the x16, LDQS corresponds to the

data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.

Data input / output pin : Data bus

Power supply for internal circuits and input buffers.

Power supply for output buffers for noise immunity.

Reference voltage for inputs for SSTL interface.

No connection.

CKE

Input

/CS

Input

BA0, BA1

Input

A0 ~ A12

Input

/RAS, /CAS, /WE

Input

(LDM,UDM)

Input

DQS

(LDQS,UDQS)

DDQ

SSQ

REF

I/O

Supply

Rev. 0.0/Feb. 2003

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Flash signal light circuit four

Wire-controlled music lantern circuit (1)

Baixue brand BD-140A refrigerator circuit

Wiring of power capacitor compensation protection circuit

Refrigerator compressor air cooling heat dissipation protection circuit

VGA V-1415 type SVGA multi-frequency color display power supply circuit diagram

On the selection of high-precision pulse signals: I am a college student. I want to make a dynamic electronic password lock in my summer vacation, just like an online banking token. I change the password every three minutes. However, I have encounter...; garygao PCB Design

Share the second lesson: Getting to know 51 chips: Share the second lesson: Getting to know 51 chips...; tonytong 51mcu

(Frugal October) My Taobao Shopping Experience: The characteristic of Taobao shopping is that it is one-time and cannot be returned, so "the military is a major matter of state and must be carefully considered" In a word, choose the one with the mo...; ddllxxrr Buy&Sell

Common cathode LED display driver IC MAX7219: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:58 [/i] Common cathode LED display driver IC MAX7219...; feifei Mobile and portable

Jlink can be downloaded but cannot be debugged: When IAR uses JLINK to debug stm32F103 online, the following error appears: Tue Jan 21 21:22:30 2014: Fatal error: Can not read register 15 (R15), CPU may not be halted ; the following warning appears...; xinyong ARM Technology

How to use the FSMC synchronization mode of STM32F103VC?: I would like to ask the moderator if there are any relevant application notes. I can read and write using asynchronous mode, but it will jump to the hardware error interrupt when using synchronous mod...; shouyuxu stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components