EEWORLDEEWORLDEEWORLD

Part Number

Search

HY57V121620T-P

Description
4 Banks x 8M x 16Bit Synchronous DRAM
Categorystorage    storage   
File Size159KB,12 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Download Datasheet Parametric View All

HY57V121620T-P Overview

4 Banks x 8M x 16Bit Synchronous DRAM

HY57V121620T-P Parametric

Parameter NameAttribute value
MakerSK Hynix
Parts packaging codeTSOP2
package instructionTSOP2, TSOP54,.46,32
Contacts54
Reach Compliance Codecompli
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time6 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)100 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PDSO-G54
JESD-609 codee6
length22.22 mm
memory density536870912 bi
Memory IC TypeSYNCHRONOUS DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals54
word count33554432 words
character code32000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize32MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP54,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
self refreshYES
Continuous burst length1,2,4,8,FP
Maximum standby current0.002 A
Maximum slew rate0.29 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN BISMUTH
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
width10.16 mm
HY57V121620(L)T
4 Banks x 8M x 16Bit Synchronous DRAM
DESCRIPTION
The HY57V121620 is a 512-Mbit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large mem-
ory density and high bandwidth. HY57V121620 is organized as 4banks of 8,388,608x16.
HY57V121620 is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized
with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage
levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by
a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or
write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
Single 3.3±0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of sys-
tem clock
Data mask function by UDQM, LDQM
Internal four banks operation
Auto refresh and self refresh
8192 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
HY57V121620T-6
HY57V121620T-K
HY57V121620T-H
HY57V121620T-8
HY57V121620T-P
HY57V121620T-S
HY57V121620LT-6
HY57V121620LT-K
HY57V121620LT-H
HY57V121620LT-8
HY57V121620LT-P
HY57V121620LT-S
Clock Frequency
166MHz
133MHz
133MHz
125MHz
100MHz
100MHz
166MHz
133MHz
133MHz
125MHz
100MHz
100MHz
Power
Organization
Interface
Package
Normal
4Banks x 8Mbits x16
LVTTL
400mil 54pin TSOP II
Low power
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for
use of circuits described. No patent licenses are implied.
Rev.0.3/Dec. 01
1
Received LPCXpresso1549 development board
This development board looks average, not as good-looking as in the picture, and not very sophisticated. You need a miniUSB cable to work. The official website address of this board is [url=http://www...
lzp20 NXP MCU
Research and design of hard disk storage system based on NiosⅡ
[i=s]This post was last edited by paulhyde on 2014-9-15 09:33[/i]With the rapid development of information technology, electronic products have been widely used in production and life, which has led t...
clark Electronics Design Contest
Recruiting part-time personnel for driver development
Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate the driver. Email pyq_...
现实主义 Embedded System
The Origin and Evolution of the ADI SHARC Processor
[font=Arial][size=10pt][size=2][font=宋体]When it comes to cutting-edge applications that require ultra-high performance, we have to mention [/font]ADI[font=宋体]'s [/font][url=http://www.analog.com/zh/sh...
ADInews DSP and ARM Processors
Show off the prize, a very exquisite thermos cup
[i=s]This post was last edited by dontium on 2015-1-23 11:46[/i]Very exquisite thermos cup with TI LOGO, I like it! Thank you EEworld, thank you TI! :victory:...
azhiking Analogue and Mixed Signal
Ask a few questions about the driver model
1. I have written an SPI driver, using the driver model framework, probe, remove, etc. Now I need to provide an interface to the upper-layer application to implement functions such as read, write, ope...
junuo Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 892  155  2476  2083  420  18  4  50  42  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号