HV758
Quad High Speed ±90V 2.2A Ultrasound Pulser
Features
►
►
►
►
►
►
►
►
►
HVCMOS technology for high performance
High density integration ultrasound transmitter
0 to ±90V output voltage
±2.2A source and sink current in PW mode
±580mA source and sink current in CW mode
Up to 20MHz operating frequency
Matched delay times
1.2V to 5.0V CMOS logic interface
Built-in output drain bleed resistors
General Description
The Supertex HV758 is a four-channel, monolithic high
voltage, high-speed pulse generator. It is designed for medical
ultrasound applications. This high voltage and high-speed
integrated circuit can also be used for other piezoelectric,
capacitive or MEMS transducers in ultrasonic nondestructive
detection and sonar ranger applications.
The HV758 comprises a controller logic interface circuit, level
translators, MOSFET gate drives and high current power P-
channel and N-channel MOSFETs as the output stage for
each channel.
The output current limit can be set to one of four levels by
using two mode control inputs. The output stages of each
channel are designed to provide peak output currents over
±2.5A when in mode 4, with up to 180V swings. When in
mode 1, the output stages reduce the peak current to ±580mA
for CW mode operation, which reduces the power dissipation
of the IC. The power MOSFET gate drivers are supplied by
two floating 10VDC power supplies referenced to V
PP
and V
NN
.
This direct coupling topology of the gate drivers not only saves
two high voltage capacitors per channel, but also makes the
PCB layout easier.
Application
►
►
►
►
Medical ultrasound imaging
Piezoelectric transducer drivers
NDT ultrasound transmission
Pulse waveform generator
Typical Application Circuit
+1.8 to 3.3V
C1
V
LL
OTP
EN
MC0
MC1
PIN1
+1.8 to 3.3V
Logic
NIN1
Level
Translator
N-Driver
R
N1
RGND
V
NN
C7
V
NN
+10V
C6
0 to -90V
TXN1
EN_PWR
+10V
C2
V
DD
C3
+90V V
PP
-10V
C4
V
SUB
SUB
0 to +90V
C5
V
PP
V
PF
RGND
R
P1
Level
Translator
P-Driver
TXP1
D1
HV
OUT
1
D2
X1
1 of 4 Channels
G
REF
V
SS
HV758
V
NF
HV758
Ordering Information
Package Options
Device
HV758
64-Ball FCBGA
8x8mm body, 2.45mm height (max), 0.8mm pitch
HV758FB
HV758FB-G
-G indicates package is RoHS compliant (‘Green’)
Absolute Maximum Ratings
Parameter
V
SS
, Power supply reference
V
LL
, Positive logic supply
V
DD
, Positive logic and level translator supply
(V
PP
- V
PF
) Positive floating gate drive supply
(V
NF
- V
NN
) Negative gate floating drive supply
(V
PP
- V
NN
) Differential high voltage supply
V
PP
, High voltage positive supply
V
NN
, High voltage negative supply
OTP, Over Temperature Protection output
All logic input PIN
X
, NIN
X
and EN voltages
(V
SUB
- V
PP
) Substrate to V
PP
voltage difference
(V
PP
- TXP
X
) V
PP
to TXP
X
voltage difference
(V
SUB
- TXP
X
) Substrate to TXP
X
voltage difference
(TXN
X
- V
NN
) TXN
X
to V
NN
voltage difference
Operating temperature
Storage temperature
Thermal resistance, θ
JA
, (4 layer, 1oz., 4x3”, 36-via PCB)
Value
0V
-0.5V to +7.0V
-0.5V to +14V
-0.5V to +14V
-0.5V to +14V
Pin Configuration
1
A
B
C
D
E
2
3
4
5
6
7
8
+190V
-0.5V to +95V
+0.5V to -95V
-0.5V to +7.0V
-0.5V to +7.0V
+190V
+190V
+190V
+190V
-40°C to +125°C
-65°C to +150°C
12.8°C/W
YYWW
HV758FB
LLLLLLLLL
F
G
H
64-Ball FCBGA
(top view)
Package Marking
YY = Year Sealed
WW = Week Sealed
L = Lot Number
= “Green” Packaging
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
64-Ball FCBGA
Power-Up Sequence
1
2
3
4
5
6
V
SUB
V
LL
with logic signal low
V
DD
(V
PP
- V
PF
) and (V
NF
- V
NN
)
V
PP
and V
NN
Logic control signals
Power-Down Sequence
1
2
3
4
5
6
All logic signals go to low
V
PP
and V
NN
(V
PP
- V
PF
) and (V
NF
- V
NN
)
V
DD
V
LL
V
SUB
2
HV758
Operating Supply Voltages and Current (4 Channel Active)
(Operating conditions, unless otherwise specified, V
SS
= 0V, V
LL
= +3.3V, V
DD
= +10V, V
PP
-V
PF
= +10V, V
NN
-V
NF
= -10V, V
PP
=+90V, V
NN
= -90V, T
A
= 25°C)
Symbol Parameter
V
LL
V
DD
V
PF
V
NF
V
SUB
V
PP
V
NN
SR
max
I
LL
I
DDQ
I
DDEN
I
DDEN
I
DDENCW
I
PPQ
I
PPEN
I
PPENCW
I
NNQ
I
NNEN
I
NNENCW
I
PFQ
I
PFEN
I
PFENCW
I
NFQ
I
NFEN
I
NFENCW
Logic voltage reference
Internal voltage supply
Positive gate driver supply
Negative gate drive supply
IC substrate voltage
Positive HV supply
Negative HV supply
Allowable slew rate
on V
PP,
V
NN
V
LL
Current EN = Low
V
DD
Current EN = Low
V
DD
Current EN = High
V
DD
Current MODE = 4
V
DD
Current MODE = 1
V
PP
Current EN = Low
V
PP
Current MODE = 4
V
PP
Current MODE = 1
V
NN
Current EN = Low
V
NN
Current MODE = 4
V
NN
Current MODE = 1
V
PF
Current EN = Low
V
PF
Current MODE = 4
V
PF
Current MODE = 1
V
NF
Current EN = Low
V
NF
Current MODE = 4
V
NF
Current MODE = 1
Min
1.2
7.5
(V
PP
-12.6)
(V
NN
+7.5)
V
DD
0
-90
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Typ
2.5
12
(V
PP
-12)
Max
5.0
12.6
(V
PP
-7.5)
Units Conditions
V
V
V
V
V
V
V
V/μs
μA
μA
mA
mA
mA
μA
mA
mA
μA
mA
mA
μA
mA
mA
μA
mA
mA
---
---
Floating driver voltage supplies equals
V
DD
.
Must be the most positive potential of
the IC.
---
---
---
---
---
f = 0MHz
f = 5.0MHz, continuous, no loads
f = 0MHz
f = 5.0MHz, continuous, no loads
f = 0MHz
f = 5.0MHz, continuous, no loads
f = 0MHz
f = 5.0MHz, continuous, no loads
f = 0MHz
f = 5.0MHz, continuous, no loads
(V
NN
+12) (V
NN
+12.6)
V
PP
-
-
-
125
100
1.1
3.2
3.1
74
258
215
78
258
215
37
70
9.0
35
42
6.0
+90
+90
0
25
250
-
2.0
-
-
90
-
-
90
-
-
70
-
-
70
-
-
Note:
All supply current values are for reference only.
Under Voltage and Over Temperature Protection
Symbol Parameter
V
PULL_UP
Open drain pull-up voltage
V
UVDD
V
UVLL
V
UVVF
V
OL_OTP
I
OTP
T
OTP
T
HYS
V
DD
threshold
V
LL
threshold
V
PF
, V
NF
threshold
OTP flag output low voltage
Max. open drain output
current
Over-temperature threshold
OTP output reset hysteresis
Min
-
3.5
0.8
2.7
-
-
95
-
Typ
-
5.7
0.9
4.0
-
1.0
110
7.0
Max
5.0
7.0
1.0
5.4
1.0
-
125
-
Units Conditions
V
V
V
V
V
mA
°C
---
---
---
---
V
LL
= 2.5V, OTP = Active,
I
PULL_UP
= 1.0mA.
---
If over-temperature occurred, OTP low
and all TX outputs will be HiZ.
3
HV758
Electrical Characteristics
(Operating conditions, unless otherwise specified, V
SS
= 0V, V
LL
= +3.3V, V
DD
= +10V, V
PP
-V
PF
= +10V, V
NN
-V
NF
= -10V, V
PP
=+90V, V
NN
= -90V, T
A
= 25°C)
Output P-Channel MOSFET, TXP (Mode 4)
Symbol Parameter
I
OUT
R
ON
C
OSS
Output saturation current
Channel resistance
Output capacitance
Min
2.2
-
-
Typ
2.5
11
215
Max
-
-
-
Units Conditions
A
Ω
pF
---
I
SD
= 100mA
V
DS
= 25V, f = 1.0MHz
Output N-Channel MOSFET, TXN (Mode 4)
Symbol Parameter
I
OUT
R
ON
C
OSS
Output saturation current
Channel resistance
Output capacitance
Min
2.1
-
-
Typ
2.2
11
90
Max
-
-
-
Units Conditions
A
Ω
pF
---
I
SD
= 100mA
V
DS
= 25V, f = 1.0MHz
MOSFET Drain Bleed Resistor
Symbol Parameter
R
P/N1~4
P
RO
Output bleed resistance
Bleed resistors power limit
Min
10
-
Typ
15
-
Max
20
40
Units Conditions
kΩ
mW
---
---
Logic Inputs
Symbol Parameter
V
IH
V
IL
I
IH
I
IL
C
IN
Input logic high voltage
Input logic low voltage
Input logic high current
Input logic low current
Input logic capacitance
Min
(V
LL
-0.4)
0
-
-10
-
Typ
-
-
-
-
-
Max
V
LL
0.4
10
-
5.0
Units Conditions
V
V
μA
μA
pF
---
---
---
---
---
AC Electrical Characteristics
Symbol Parameter
t
r
t
f
f
OUT
HD2
t
EN
t
dr
t
df
t
dm
Δt
DELAY
t
j
Output rise time
Output fall time
Output frequency range
Second harmonic distortion
Enable time
Delay time on inputs rise
Delay time on inputs fall
Delay on mode change
It
dr
-t
df
I delay time matching
Delay jitter on rise or fall
(Operating conditions, unless otherwise specified, V
SS
= 0V, V
LL
= +3.3V, V
DD
= +10V, V
PP
-V
PF
= +10V, V
NN
-V
NF
= -10V, V
PP
=+90V, V
NN
= -90V, T
A
= 25°C)
Min
-
-
20
-
-
-
-
-
-
-
Typ
32
32
-
30
70
18
18
2.5
-
15
Max
-
-
-
-
250
-
-
20
±3.0
-
Units Conditions
ns
ns
MHz
dB
μs
ns
ns
μs
ns
ps
P to N, channel to channel
V
PP
/V
NN
= +/-25V, input t
r
50% to HV
OUT
t
r
or t
f
50%, with 330pF//2.5kΩ load
100Ω resistor load
330pF//2.5kΩ load
4
HV758
Switching Time Diagram
NINx
50%
PINx
t
dr
90%
50%
t
df
V
PP
Output
10%
t
r
t
f
0
10%
V
NN
90%
Truth Table
(All Modes)
Logic Inputs
EN
1
1
1
1
0
*Note:
Not allowed, may damage IC
Output
NIN
X
0
0
1
1
X
TXP
X
OFF
ON
OFF
ON*
OFF
TXN
X
OFF
OFF
ON
ON*
OFF
PIN
X
0
1
0
1
X
Drive Mode Control Table
Mode
1
2
3
4
MC1
0
0
1
1
MC0
0
1
0
1
I
SC
(A)
R
ONP
(Ω)
R
ONR
(Ω)
0.58
0.8
1.35
2.5
28
20
12
6.5
27
19.7
11.7
6.3
Notes:
1.V
PP
/V
NN
= +/-90V, V
DD
= (V
PP
- V
PF
) = (V
NF
- V
NN
) = +10V
2. I
SC
is current into 1.0Ω to GND
3. R
ON
calculated from V
OUT
into 100Ω load
5
京公网安备 11010802033920号
EEWORLD
