EEWORLDEEWORLDEEWORLD

Part Number

Search

530HC329M000DG

Description
CMOS/TTL Output Clock Oscillator, 329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530HC329M000DG Overview

CMOS/TTL Output Clock Oscillator, 329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HC329M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency329 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Release a DSP development board
[i=s] This post was last edited by a7458969 on 2015-7-10 13:59 [/i] [table=98%,rgb(238, 238, 238)] [tr][td] I bought a dsp5509+xds100v, the original price was 300, almost never used, selling it as a p...
a7458969 Buy&Sell
Does anyone know what IC is the TSOP-5 chip with the lettering PBA1?
:L Does anyone know what IC is the TSOP-5 chip printed with PBA1?...
goat19850317 Power technology
The S3C6410 Camera interface successfully obtains the image, but the data is all 0. Help!!!
I use the S3C6410 camera driver in WINCE, and use DeviceIoControl in the application to set the camera properties and get a frame of data. In the driver program, we see its control code as follows: //...
8573420 Embedded System
Operational Amplifier
Dear seniors, the picture above is a description from the book Hello Amplifier by Professor Yang of Jiaotong University, but I don't quite understand the relationship among RT, RG and RS, and why the ...
zhaoyanhao Analog electronics
Ended 【Online Seminar】RadioVerse Technology and AD9375 RF Transceiver with Integrated DPD Algorithm
[Ended][font=微软雅黑][size=3][backcolor=deepskyblue]Seminar Time:[/backcolor][/size][/font][font=微软雅黑][size=3] October 17, 2017 (Tuesday) 10:00-11:30 a.m. [backcolor=deepskyblue]Seminar Introduction: [/b...
EEWORLD社区 ADI Reference Circuit
How to check which USB controller a USB is connected to in the application
In the case of multiple USB controllers and multiple USB devices, how can I check which USB controller these USB devices are connected to? In the device manager, if you select "Sort devices by connect...
yytzc Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 351  841  1898  1581  1090  8  17  39  32  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号