AS29LV160 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > AS29LV160

Preview

AS29LV160: Description3W 2M x 8 / 1M x 16 - CMOS Flash EEPROM; File Size255KB，29 Pages; ManufacturerALSC [Alliance Semiconductor Corporation]

Download Datasheet Compare View All

AS29LV160 Overview

3W 2M x 8 / 1M x 16 - CMOS Flash EEPROM

Preview

Download Datasheet

View All

$XJXVW

$GYDQFHG ,QIRUPDWLRQ

$6/9

9 0 î 0 î &026 )ODVK ((3520

)HDWXUHV

• Organization: 2M×8 / 1M×16

• Sector architecture

- One 16K; two 8K; one 32K; and thirty-one 64K byte sectors

- One 8K; two 4K; one 16K; and thirty-one 32K word sectors

- Boot code sector architecture—T (top) or B (bottom)

- Erase any combination of sectors or full chip

• Single 2.7-3.6V power supply for read/write operations

• Sector protection

• High speed 70/80/90/120 ns address access time

• Automated on-chip programming algorithm

- Automatically programs/verifies data at specified address

• Automated on-chip erase algorithm

- Automatically preprograms/erases chip or specified

sectors

• Hardware RESET pin

- Resets internal state machine to read mode

• Low power consumption

- 200 nA typical automatic sleep mode current

- 200 nA typical standby current

- 10 mA typical read current

• JEDEC standard software, packages and pinouts

- 48-pin TSOP

- 44-pin SO (availability TBD)

• CFI (Common Flash Interface) compliant

• Detection of program/erase cycle completion

- DQ7 DATA polling

- DQ6 toggle bit

- RY/BY output

• Erase suspend/resume

- Supports reading data from or programming data to a

sector not being erased

• Low V

write lock-out below 1.5V

• 10 year data retention at 150C

• 100,000 write/erase cycle endurance

/RJLF EORFN GLDJUDP

RY/BY

RESET

Program/erase

control

Command

Program voltage

generator

Chip enable

Output enable

Logic

STB

Data latch

Sector protect/

erase voltage

switches

Erase voltage

generator

DQ0–DQ15 (A-1)

3LQ DUUDQJHPHQW

48-pin TSOP

A15

A14

A13

A12

A11

A10

A19

RESET

RY/BY

A18

A17

44-pin SO

Reset

A19

A10

A11

A12

A13

A14

A15

A16

BYTE

DQ15/A-1

DQ7

DQ14

DQ6

DQ13

DQ5

DQ12

DQ4

Input/output

buffers

BYTE

$6/9

detector

Timer

Address latch

STB

Y decoder

Y gating

X decoder

Cell matrix

A16

BYTE

DQ15/A-1

DQ7

DQ14

DQ6

DQ13

DQ5

DQ12

DQ4

DQ11

DQ3

DQ10

DQ2

DQ9

DQ1

DQ8

DQ0

A0–A19

A18

A17

DQ0

DQ8

DQ1

DQ9

DQ2

DQ10

DQ3

DQ11

6HOHFWLRQ JXLGH

29LV160-70

Maximum access time

Maximum chip enable access time

Maximum output enable access time

29LV160-80

29LV160-90

29LV160-120

120

Unit

8/30/01; V.0.9.5

$OOLDQFH 6HPLFRQGXFWRU

P. 1 of 29

&RS\ULJKW $OOLDQFH 6HPLFRQGXFWRU $OO ULJKWV UHVHUYHG

$6/9

$6/9

)XQFWLRQDO GHVFULSWLRQ

The AS29LV160 is a 16 megabit, 3.0 volt Flash memory organized as 2 Megabyte of 8 bits/1 Megabyte of 16 bits each. For

flexible erase and program capability, the 8 megabits of data is divided into thirty-five sectors: one 16K, two 8K, one 32K, and

thirty-one 64k byte sectors; or one 8K, two 4K, one 16K, and thirty-one 32K word sectors. The ×8 data appears on DQ0–DQ7;

the ×16 data appears on DQ0–DQ15. The AS29LV160 is offered in JEDEC standard 48-pin TSOP, 48-pin BGA, and 44-pin SO

(availability TBD) packages. This device is designed to be programmed and erased in-system with a single 3.0V V

supply. The

device can also be reprogrammed in standard EPROM programmers.

The AS29LV160 offers access times of 70/80/90/120 ns, allowing 0-wait state operation of high speed microprocessors. To

eliminate bus contention the device has separate chip enable (CE), write enable (WE), and output enable (OE) controls. Word

mode (×16 output) is selected by BYTE = high. Byte mode (×8 output) is selected by BYTE = low.

The AS29LV160 is fully compatible with the JEDEC single power supply Flash standard. Write commands are sent to the

command register using standard microprocessor write timings. An internal state-machine uses register contents to control the

erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase

operations. Read data from the device occurs in the same manner as other Flash or EPROM devices. Use the program command

sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and

verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms

the sector (if it is not already programmed before executing the erase operation), times the erase pulse widths, and verifies

proper cell margin.

Boot sector architecture enables the system to boot from either the top (AS29LV160T) or the bottom (AS29LV160B) sector.

Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other

sectors. A sector typically erases and verifies within 1.0 seconds. Hardware sector protection disables both program and erase

operations in all, or any combination of, the nineteen sectors. The device provides true background erase with Erase Suspend,

which puts erase operations on hold to either read data from, or program data to, a sector that is not being erased. The chip erase

command will automatically erase all unprotected sectors.

A factory shipped AS29LV160 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into

the array one byte at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1.

Erase returns all bytes in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other

sectors.

The device features single 3.0V power supply operation for Read, Write, and Erase functions. Internally generated and regulated

voltages are provided for the Program and Erase operations. A low V

detector automatically inhibits write operations during

power transtitions. The RY/BY pin, DATA polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase

operations. The device automatically resets to the read mode after program/erase operations are completed. DQ2 indicates which

sectors are being erased.

The AS29LV160 resists accidental erasure or spurious programming signals resulting from power transitions. Control register

architecture permits alteration of memory contents only after successful completion of specific command sequences. During

power up, the device is set to read mode with all program/erase commands disabled when V

is less than V

LKO

(lockout

voltage). The command registers are not affected by noise pulses of less than 5 ns on OE, CE, or WE. To initiate write commands,

CE and WE must be logical zero and OE a logical 1.

When the device’s hardware RESET pin is driven low, any program/erase operation in progress is terminated and the internal

state machine is reset to read mode. If the RESET pin is tied to the system reset circuitry and a system reset occurs during an

automated on-chip program/erase algorithm, data in address locations being operated on may become corrupted and requires

rewriting. Resetting the device enables the system’s microprocessor to read boot-up firmware from the Flash memory.

The AS29LV160 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes are

programmed one at a time using EPROM programming mechanism of hot electron injection.

8/30/01; V.0.9.5

$OOLDQFH 6HPLFRQGXFWRU

P. 2 of 29

AS29LV160 Related Products

	AS29LV160	AS29LV160B	AS29LV160T
Description	3W 2M x 8 / 1M x 16 - CMOS Flash EEPROM	3W 2M x 8 / 1M x 16 - CMOS Flash EEPROM	3W 2M x 8 / 1M x 16 - CMOS Flash EEPROM

Recommended Resources

AD7730 digital pressure measurement circuit

Plastic bag sealing machine circuit

Negative resistance light emitting diode oscillation circuit

Volume adjustment network using TDA4290

High input and high output integrated regulated power supply circuit 2

Pocket switching power supply charger circuit (BQ2057)

I would like to ask for advice on how to use SYSTEMVIEW to make a PN code corresponding synchronization system.: I want to ask for advice on how to use SystemView to make a PN code corresponding synchronization system. 1. Which control is used for the decision maker? 2. What control is used to control the clock ...; wdwxn Embedded System

Love you guys!: :lol Didn’t you say you would give me some coins? Haha! I need it urgently now!...; lgd Talking

Question + How to understand the range of MSP430F5438DCO: [i=s] This post was last edited by qinkaiabc on 2014-3-1 11:27 [/i] UCSCTL1 = DCORSEL_2; // Set DCO range How to calculate the DCO range? I have read the user guide for a long time but still can't fig...; 羽翼之杨勇0102 Microcontroller MCU

High reliability ECG acquisition circuit: According to the ECG standard formulated by the Chinese Medical Association, the digital accuracy of ECG information is not less than 12 bits (under the signal input range of +/-5mV, the minimum resol...; calphone Embedded System

Creative: [[i]This post was last edited by wanzsxit on 2011-8-20 13:34[/i]]...; wanzsxit Creative Market

How to modify the HEX file of stm8: My HEX file does not meet the requirements and needs to be modified. How can I modify it? I only have the HEX file. I need it urgently....; 9884680 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components