530NA1065M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530NA1065M00DGR

530NA1065M00DGR: DescriptionLVDS Output Clock Oscillator, 1065MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA1065M00DGR Overview

LVDS Output Clock Oscillator, 1065MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA1065M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1065 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Lead-acid battery charger circuit schematic diagram

Power supply circuit diagram of AST-TE1498 multi-frequency color display

High input voltage - micropower linear regulator MAX1615 circuit diagram

555 automatic broadcast controller circuit

555 multi-channel temperature test circuit

Voltage doubler rectifier electronic ballast circuit

When compiling tcpmp.src.0.72RC1 for arm, mcomp_wmmx.asm(371): error A0051, request armasm.exe: Compiling on evc4 resulted in 96 mcomp_wmmx.asm(371): error A0051. I downloaded armasm.exe from the arm website (http://www.arm.com/support/downloads/info/14778.html) and copied it to Microsoft eMbedd...; sddxmeng ARM Technology

About the memory allocation problem of uc/OSII: UC/OSII's memory is allocated by dividing memory blocks in memory partitions. There is a linked list structure between memory blocks. So when applying for memory, can we only apply for one memory bloc...; ljsvws Embedded System

"Design and Application Examples of Single Chip Microcomputer Fuzzy Control System": The knowledge in "Design and Application Examples of Single-Chip Microcomputer Fuzzy Control Systems" will never expire... Come on, let's make progress together!...; cuizhihao MCU

Computer failure: Hello everyone! Please give me some advice! After I reinstalled the system on my computer, I don't know why there is no sound after the installation. The USB keyboard and mouse I bought don't work whe...; msucl Embedded System

/The RTC time displayed by gui overlaps, and the next time ARM displays the result, it will overwrite the last displayed result.: Everything is normal, the compilation in ADS can pass, and the surface can be simulated in AXD. The program is a cut from a tested normal program. Problem: For example, when second shows 20 at point (...; 87136226 ARM Technology

Do you want to improve your development skills? Do you want your salary to increase?: We set up this studio to provide a learning and entrepreneurial platform for embedded system software and hardware engineers. For those who want to learn embedded system software and hardware developm...; fys5627300 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components