EEWORLDEEWORLDEEWORLD

Part Number

Search

530VB144M000DG

Description
CMOS Output Clock Oscillator, 144MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530VB144M000DG Overview

CMOS Output Clock Oscillator, 144MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VB144M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency144 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Recommend a master-level post, technical questions will be answered
Q&A Engineer Online: For questions related to FPGA field, you can ask them here [url=https://bbs.eeworld.com.cn/thread-76800-1-1.html]https://bbs.eeworld.com.cn/thread-76800-1-1.html[/url] Haha, if yo...
jyl FPGA/CPLD
Raspberry Pi Pico is out~ I originally said that I would not review it before the New Year, but I am here to recommend this board to you~~
La la la la la ~~~ I believe many of you already know the news about Raspberry Pico. Guan Guan, I also bought it as soon as possible~~ So, my friends, look here~~ Raspberry Pi Pico review will be onli...
okhxyyo Special Edition for Assessment Centres
Data Storage Technology and Practice
[i=s]This post was last edited by Bai Ding on 2016-12-12 10:13[/i] Share a new book from Huawei, "Data Storage Technology and Practice" pdfPart 1 Overview of Enterprise Storage Chapter 1 Storage Indus...
白丁 FPGA/CPLD
Single chip microcomputer to make PLC... Please give me some advice from experienced experts (about the problem of converting ladder diagram to single chip microcomputer C51)
I am a college student majoring in electronics... I graduated this year and started working on my first project - my boss said casually: "Use a single-chip microcomputer to make a PLC, just do it!" Th...
lamshine Embedded System
I really want to learn how to draw 4, 6, and 8-layer PCBs. I would like to ask for your PCB drawings for reference.
I just switched from embedded software to hardware. I just learned how to draw a 2-layer board and want to learn how to draw a 4-layer or 6-layer board. I hope you can give me some 4-layer or 6-layer ...
460077234 PCB Design
Test system based on Ipetronik and Kvaser modules
[align=left] Test system based on Ipetronik and Kvaser modules Author: Wu Weibin Abstract: This test uses Ipetronik and Kvaser's high-quality measurement modules, cables, other accessories and measure...
doctorwu Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2129  599  483  693  2927  43  13  10  14  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号