531JA95M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531JA95M0000DG

531JA95M0000DG: DescriptionCMOS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JA95M0000DG Overview

CMOS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JA95M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	95 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wireless remote control transmitting/receiving remote control circuit

Medical infusion alarm circuit

4-way quizzes answering machine circuit

Voltage stabilizer charger circuit for electric welding machine

810 computer motherboard circuit diagram_09

15W amplifier

Sneak peek at new features in Altium Designer 18: [list] [*][color=rgb(34, 34, 34)][url=]Sneak peek at new features in Altium Designer 18[/url][/color] [/list]...; x1995418 PCB Design

How to analyze this circuit diagram: In this circuit, DO GND is the input signal, V0 GND is the output signal, what are the functions of the resistors in the circuit? The chip is LM358, what are the functions of R1 R2 R3 R4 R5 respective...; ytww88 Analog electronics

What does 50ohm RF routing mean in PCB? Do all high-frequency related lines need to maintain 50ohm?: Does it have to maintain 50ohm when coming out of the RF IC interface? I calculated that the line width should be 30mil using a double-layer board, but it is impossible for the IC pins to connect to a...; vinicolor PCB Design

Shielding Methods in High-Speed PCB Design: [size=3]高速PCB设计布线系统的传输速率在稳步加快的同时也带来了某种防干扰的脆弱性，这是因为传输信息的频率越高，信号的敏感性增加，同时它们的能量越来越弱，此时的布线系统就越容易受干扰。干扰无处不在，电缆及设备会对其他元件产生干扰或被其他干扰源严重干扰，例如：计算机屏幕、移动电话、电动机、无线电转播设备、数据传输及动力电缆等。此外，潜在的窃听者、网络犯罪及黑客不断增加，因为他们对UTP电缆...; ohahaha PCB Design

How to load bitmap from SD card in EVC? LoadImage is useless because there is no LR_LOADFROMFILE: Basically as the title says. If you want to load a bitmap file from a peripheral such as an SD card, what method should you use? I tried, ::LoadBitmap and ::LoadImage() both failed. The latter can suc...; xiaolu192 Embedded System

FLASH online programming method in DSP system application: 介绍了在TI公司TMS320VC33 DSP应用系统中，通过JTAG口对DSP外部FLASH存储器实现在线编程的方法，给出了DSP系统加电后的自动装载运行。关键词：DSP JTAG FLASH存储器在线编程 BootloadFLASH存储器是一种高密度、非易失性的电可擦写存储器，存储量大，使用方便，适用于低功耗、高性能的系统。在高速DSP应用系统中，为了充分发挥DSP性能，在加电后需要将用户代码...; 水牛 DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components