8N4Q001LG-0004CDI8 datasheet, PDF

Datasheet> All Categories > Passive components> 8N4Q001LG-0004CDI8

8N4Q001LG-0004CDI8: DescriptionProgrammable Oscillators; CategoryPassive components; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

8N4Q001LG-0004CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001LG-0004CDI8	-	-	View	Buy Now

8N4Q001LG-0004CDI8 Overview

Programmable Oscillators

8N4Q001LG-0004CDI8 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology)
Product Category	Programmable Oscillators
Product	XO

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Actual circuit diagram of switching power supply composed of four op amps

Delay AGC circuit

Sounding thermometer circuit

Hysteresis-free phase control circuit

The most practical basic diagram circuit 23 - Single transistor time relay circuit principle diagram

Wien sine wave oscillator circuit

Problems with installing GRACE in CCS V6.0: When installing GRACE in CCS V6.0, the following error occurs: can't read "componentname(JRE)".no such element in array. How to solve this problem?...; sunny88671 Microcontroller MCU

Help!!! Circuit Analysis: Why can't the voltage regulator function be achieved when the load is small in this voltage regulator simulation? ? Can you explain it in detail? ? I'd be very grateful!! [[i] This post was last edite...; peng136 Analog electronics

FPGA learning - matrix keyboard digital tube display: Control a single digital tube to display the key value of a button. In the design, the VHDL hardware description language is used to implement the keyboard interface design on the FPGA chip and the si...; hu07020506 FPGA/CPLD

Fighting Together with me in July!: 2010 is destined to be an extraordinary year. In this year, NXP fully sponsored the EEWORLD 2010 Passionate Innovation Tour. In the hot summer, maybe you are staying in the air-conditioned room every ...; EEWORLD社区 Suggestions & Announcements

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 FPGA/CPLD

When the SD card is in SPI mode, how does the host recognize whether there is a card? ? ?: I'm working on something related to SD card recently. After AVR is powered on, which pin's information is read to determine whether there is SD card? ? ?...; loolen Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components