8N3QV01EG-0030CDI8 datasheet, PDF

Datasheet> All Categories > Passive components> 8N3QV01EG-0030CDI8

8N3QV01EG-0030CDI8: DescriptionProgrammable Oscillators PROGRAMMABLE 5X7 OSCILLATOR; CategoryPassive components; File Size200KB，23 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

8N3QV01EG-0030CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N3QV01EG-0030CDI8	-	-	View	Buy Now

8N3QV01EG-0030CDI8 Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N3QV01EG-0030CDI8 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology)
Product Category	Programmable Oscillators
RoHS	N
Product	VCXO
Package / Case	7 mm x 5 mm
Length	7 mm
Width	5 mm
Height	1.55 mm
Packaging	Cut Tape
Packaging	Reel
Factory Pack Quantity	1000
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

Quad-Frequency Programmable

VCXO

IDT8N3QV01 Rev G

DATA SHEET

General Description

The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with

very flexible frequency and pull-range programming capabilities.

The device uses IDT’s fourth generation FemtoClock® NG

technology for an optimum of high clock frequency and low phase

noise performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the 4 default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3QV01 can be programmed via the I

interface to any output clock frequency between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷N (N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and

N), reprogramming those registers to other frequencies under

control of FSEL0 and FSEL1 is supported. The extended

temperature range supports wireless infrastructure, tele-

communication and networking end equipment requirements. The

device is a member of the high-performance clock family from IDT.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), reprogrammable by I

C programming interface for the output clock frequency, APR

and internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

Absolute pull-range (APR) programmable from ±4.5 to

±754.5ppm

One 2.5V or 3.3V LVPECL differential clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz):



0.487ps (typical)

RMS phase jitter @ 156.25MHz (1kHz - 40MHz):



0.614ps (typical)

2.5V or 3.3V supply voltage modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

114.285 MHz

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

SDATA

SCLK

VC 1

OE 2

FSEL0

A/D

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3QV01 Rev G

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3QV01GCD REVISION A

MARCH 6, 2012

FSEL1

Recommended Resources

Low-cost high-precision instrument amplification circuit diagram

Two-way touch switch (1)

LM3578A is used as a +5V, -15V DC, DC converter circuit diagram

Infrared remote control switch circuit

Sony's high-quality FM stereo receiver chip CXA1238M

Positive and negative output voltage integrated regulated power supply circuit 2

WinCE displays Chinese help: The following situations occur in WinCE6.0: 1. When the BSP is compiled with English as the default language, English is displayed normally, but Chinese is displayed as garbled characters. 2. When the...; varrior Embedded System

Sad experience in the Linux world: I have been using Linux for two years, and a lot of things have happened, most of which are unpleasant. Today, I may be a little angry, and suddenly I lost the meaning of Linux's existence, as if its ...; yaoyabad Linux and Android

Thanks for your reply, I don't know if it can be unblocked.: [i=s]This post was last edited by NB88 on 2015-5-15 20:28[/i] Received a reply from [url=https://home.eeworld.com.cn/space-uid-476285.html][color=#0066cc]eric_wang[/color][/url], thank you! According ...; NB88 Suggestions & Announcements

Android WiFi transplantation learning: First, search Baidu and read other people's articles, and then try it yourself. [url=http://wenku.baidu.com/view/7221e1d1b9f3f90f76c61b20.html]http://wenku.baidu.com/view/7221e1d1b9f3f90f76c61b20.html...; Wince.Android Linux and Android

What is the function of the transistor in the reset circuit on the ARM jtag board?: Now, jtag is needed for debugging ARM, and wigger jtag is commonly used. I see a 244 on it, and then some pull-up resistors. I saw some circuit diagrams on the Internet with 2 situations: Situation 1:...; tianhao ARM Technology

Electron microscope photos of the cores of Altera's FPGA and CPLD (Photo taken by Cytech Xi'an Office): Die1 is the EP2S60 chip, and die2 is the EPM240 chip. Because the chip is always exposed, there are some debris in the photo, and there are traces of oxidation on the pad. eeworldpostqq...; xiefei FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components