EEWORLDEEWORLDEEWORLD

Part Number

Search

532CA000401DG

Description
Standard Clock Oscillators DUAL XO 6 PIN 7mm x 5mm (NCNR)
CategoryPassive components   
File Size338KB,12 Pages
ManufacturerSilicon Laboratories
Environmental Compliance
Download Datasheet Parametric View All

532CA000401DG Online Shopping

Suppliers Part Number Price MOQ In stock  
532CA000401DG - - View Buy Now

532CA000401DG Overview

Standard Clock Oscillators DUAL XO 6 PIN 7mm x 5mm (NCNR)

532CA000401DG Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
RoHSDetails
Frequency76.8 MHz
Frequency Stability50 PPM
Load Capacitance15 pF
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
TypeCrystal Oscillator
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Factory Pack Quantity50
Unit Weight0.006562 oz
Si532
R
EVISION
D
D
U A L
F
REQUENCY
C
R Y S TA L
O
SCILLATOR
(XO )
(10 M H
Z TO
1.4 G H
Z
)
Features
Available with any-frequency output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Two selectable output frequencies
rd
®
3 generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
Description
The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si532 is
available with any-frequency output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si532 uses one fixed crystal
frequency to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The Si532 IC
based XO is factory configurable for a wide variety of user specifications
including frequency, supply voltage, output format, and temperature stability.
Specific configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
FS
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
(LVDS/LVPECL/CML)
FS
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
OE
2
5
NC
GND
3
4
CLK
(CMOS)
Fixed
Frequency
XO
Any-frequency
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS
OE
GND
Rev. 1.31 4/16
Copyright © 2016 by Silicon Laboratories
Si532
2812 cannot directly drive 595 to make the digital tube display
A novice wrote a program to receive serial port data and then display the received data on the digital tube. The program cannot directly drive the 74HC595 digital tube display. You must run other prog...
Mr5Tao DSP and ARM Processors
How to quantify the functions of GSM/GPRS power amplifier systems with different integration levels
Only three years ago, GSM power amplifier solutions were poorly integrated, with separate components required for low frequency, high frequency and power control in the transmission system solution, m...
tmily RF/Wirelessly
Is there any 12.6Vl lithium battery pack charge and discharge protection IC
After a single cell is fully charged, the 4.2V lithium battery 18650 is connected in series and parallel (first connect 2 in parallel, then in series). The voltage of the battery pack reaches 12.6V. N...
499362154 Power technology
Problems with WINCE DEBUG+KITL
[img]http://i3.6.cn/cvbnm/2f/a2/73/269a1958ce9b6ab37aa2add90284ae6f.jpg[/img] After KITL is connected, how can I make the CE DEBUG ZONES setting automatically check the [11] PnP item? As shown in the ...
wshb007 Embedded System
Embedded Linux development based on EVOC's product EC3-1547CLDNA
I need to build a Linux development environment on the host machine. If I want to port the tailored kernel to EC3-1547CLDNA, I need to build a cross-compilation environment on the host machine, but I ...
whbahx Linux and Android
Development board application
Development board application...
zgj250 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2800  2192  1536  360  1126  57  45  31  8  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号