EEWORLDEEWORLDEEWORLD

Part Number

Search

WBC-B0202AG-00-4422-B

Description
Resistor Networks & Arrays
CategoryPassive components   
File Size351KB,3 Pages
ManufacturerTT Electronics
Download Datasheet Parametric View All

WBC-B0202AG-00-4422-B Online Shopping

Suppliers Part Number Price MOQ In stock  
WBC-B0202AG-00-4422-B - - View Buy Now

WBC-B0202AG-00-4422-B Overview

Resistor Networks & Arrays

WBC-B0202AG-00-4422-B Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerTT Electronics
Product CategoryResistor Networks & Arrays
Resistors
Wire Bondable
WBC Series
Chip Resistors
Wire Bondable
Chip Resistors
Discrete or tapped schematics
MIL inspection available
WBC Series
High resistor density
Discrete or tapped schematics
MIL inspection available
High resistor density
All parts are Pb-free and comply with EU Directive 2011/65/EU (RoHS2)
IRC’s WBC series wire bondable chip resistors are ideally suited for the most demanding hybrid application.
The WBC combines IRC’s TaNSil
®
tantalum nitride thin film technology with silicon substrate processing to
produce an extremely small tantalum nitride thin film technology with silicon substrate processing to produce
an extremely small footprint device with the proven stability, reliability and moisture performance of IRC’s TaNSil
®
resistor film.
Available in a wide range of tolerances and temperature coefficients to fit a variety of hybrid circuit applica-
tions. Custom resistance values, sizes and schematics are available on request from the factory.
Physical Data
R0202 - Discrete
( 0 . 5 0 8 mm ± 0 . 0 2 5 )
0. 020˝ ± 0. 001
Electrical Data
Absolute Tolerance
Absolute TCR
Package Power Rating
(@ 70°C)
Rated Operating Voltage
(not to exceed
P x R )
Operating Temperature
Back contact
Noise
R
Top contact
pad chamfered
0.004˝ min bond pad size
to ±0.1%
to ±25ppm/°C
250mW
100V
-55°C to +150°C
<-30dB
Oxidized Silicon
(10KÅ SiO
2
min)
0.010˝ ±0.001
(0.254mm ±0.025)
10KÅ minimum
15KÅ minimum
Silicon
(Al / Au optional)
3KÅ Au minimum
10KÅ Al minimum
Silicon Dioxide or
Silicon Nitride
R
0.004˝ min bond pad size
0.020˝ ±0.001
(0.508mm ±0.025)
B0202 - Discrete back contact
1
( 0 . 5 0 8 mm ± 0 . 0 2 5 )
0. 020˝ ± 0. 001
Substrate Material
Top contact
Substrate Thickness
Aluminum
Gold
1
R0202 and
T0303
B0202
1
0.020˝ ±0.001
(0.508mm ±0.025)
T0303 - Tapped network ½R + ½R
Bond Pad
Metallization
( 0 . 7 6 2 mm ± 0 . 0 2 5 )
0. 030˝ ± 0. 001
½R
½R
Backside
0.030˝ ±0.001
(0.762mm ±0.025)
0.004˝ min bond pad size
Passivation
Note 1: Not recommended for new designs
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
BI Technologies IRC Welwyn
http://www.ttelectronics.com/resistors
WBC Series Issue January 2009 Sheet 1 of 3
© TT Electronics plc
05.17
PAL display FPGA implementation issues
I wrote a PAL interlaced display module on FPGA, using a 50HZ frame rate, generating composite blanking and composite synchronization control signals for odd and even fields, and sent them to DAV7123 ...
eeleader FPGA/CPLD
PULLUP in UCF reports an error during MAP
I am using XC6SLX9 chip, there is such a line in UCF: NET "A0SD"LOC = P33|PULLUP;This NET is used for the SDA pin of I2C, which usually needs to be pulled up, so it is written like this.But when MAPPI...
orta FPGA/CPLD
I am a newbie in electronics, can you recommend some useful electronic books or suggestions?
I have just started working in the electronic audio industry. Although I know some electronic principles, I am not proficient enough, especially circuit diagrams. I want to read some books in my spare...
Blindman Analog electronics
Can you send me a program to control ADS1605 with FPGA? Thanks
[table=98%,rgb(239, 245, 249)] [tr][td]If anyone has written this, please help me post it. Thanks in advance. QQ: [email]1099850660@qq.com[/email][/td][/tr] [/table]...
JasonnLee FPGA/CPLD
Regarding USB communication issues - waiting online...
I have a fire monitoring system that receives the monitored data through the serial port. Now I want to add the ability to receive the monitoring data through the USB interface. Now I don't know how t...
zy7786879 Embedded System
Regarding using AD to measure voltage (the voltage may be higher than the reference voltage) and requiring automatic range, is there any good way?
My idea is to use multiple channels and resistor voltage divider, but the problem is how to switch? Because no matter what switch is used, it seems that there will be a voltage drop on the main line, ...
tednick Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1382  751  1727  216  1456  28  16  35  5  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号