EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001LG-0027CDI8

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N4Q001LG-0027CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001LG-0027CDI8 - - View Buy Now

8N4Q001LG-0027CDI8 Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4Q001LG-0027CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
RoHSN
ProductXO
Package / Case7 mm x 5 mm
Length7 mm
Width5 mm
Height1.55 mm
PackagingCut Tape
PackagingReel
Factory Pack Quantity1000
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Smart dumbbells
[i=s]This post was last edited by paulhyde on 2014-9-15 09:11[/i] Smart Dumbbells...
呱呱 Electronics Design Contest
The embedded operating systems I have come into contact with
[i=s]This post was last edited by freebsder on 2019-11-21 09:22[/i]I hadn’t planned to write it, but EE is my favorite, and I lose my dignity when someone calls me Taoist priest.What embedded operatin...
freebsder Embedded System
NiosⅡ compilation error
[size=4]The QuartusⅡ and NiosⅡ used are both version 12.0. There are no errors in hardware design, but there are always the following two errors in software design[/size][size=5][size=4]Someone on the...
tiaohan FPGA/CPLD
RFID Basics - Must-Read for Beginners
[size=9pt][color=#800080][font=Arial]RFID[/font][font=宋体]Basic knowledge[/font][/color][size=14pt]· [/size][/size] [size=9pt][color=#800080][font=Arial]RFID[/font][font=宋体]Application fields[/font][/c...
xtss RF/Wirelessly
If the voltage difference between the input and output of LDO is too small, will it have a bad effect?
If the voltage difference between the input and output of LDO is too small, will it have a bad effect? I have seen that many constant current LDO chips have a minimum voltage difference requirement of...
小太阳yy Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1044  2774  2780  2  428  22  56  1  9  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号