EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3SV76BC-0074CDI

Description
Programmable Oscillators PROGRAMMABLE FEMTOCLOCK
CategoryPassive components   
File Size351KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3SV76BC-0074CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3SV76BC-0074CDI - - View Buy Now

8N3SV76BC-0074CDI Overview

Programmable Oscillators PROGRAMMABLE FEMTOCLOCK

8N3SV76BC-0074CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductVCXO
PackagingTube
Factory Pack Quantity364
LVPECL Frequency-Programmable VCXO
IDT8N3SV76
DATASHEET
General Description
The IDT8N3SV76 is an LVPECL Frequency-Programmable VCXO
with very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts a 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory-programmed to any frequency in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The extended temperature range supports wireless infrastructure,
telecommunication and networking end equipment requirements.
Features
Fourth Generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
Absolute pull range (APR) programmable from typical ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVPECL clock output
Output enable control input, LVCMOS/LVTTL compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.5ps (typical),
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
Pin Assignment
VC 1
6 V
CC
5 nQ
4 Q
OSC
114.285 MHz
2
÷P
÷N
Q
nQ
nOE 2
GND 3
÷MINT,
MFRAC
7
VC
A/D
25
Configuration Register (ROM)
(Frequency, Pull-range, Polarity)
7
IDT8N3SV76
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
nOE
Pulldown
IDT8N3SV76CCD REVISION A NOVEMBER 19, 2013
1
©2013 Integrated Device Technology, Inc.
crc16 source code sharing
// Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws...
eeleader FPGA/CPLD
[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog
Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens, ...
eeleader FPGA/CPLD
Newbie's question: What's wrong with the Baudrate calculation of my P89V51RD2?
Crystal: 32MHz Use timer2 as Baudrate Set TMOD = 0x21; // Use mode3 According to the formula Baud rate = fosc / (16 × (65536(RCAP2H, RCAP2L))) ---------------------------------------------------------...
liluo44 51mcu
I have used 430 to make DS18B20. Please help me modify the program.
Anyone who has used 430 to work on DS18B20, please help me modify the program. Below is the main function and the main parts of 18B20. Do you have any other questions? void main() { WDTCTL = WDTPW + W...
nwx8899 Microcontroller MCU
Data Acquisition Device Based on FPGA
[i=s]This post was last edited by paulhyde on 2014-9-15 04:13[/i] FPGA-based data acquisition deviceAbstract: A high-speed data acquisition system with FPGA as the core logic control module is designe...
napianlvse Electronics Design Contest
lm3s serial port interrupt receiving timeout interrupt is not triggered
I originally planned to judge the reception end flag in the timeout interrupt. If I set the serial port receiving FIFO to a depth of 6/8 and set the receiving FIFO interrupt and receiving timeout inte...
usthanos Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2587  2899  240  1515  129  53  59  5  31  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号