EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V65803S150BQI

Description
ZBT SRAM, 512KX18, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FINE PITCH, BGA-165
Categorystorage   
File Size494KB,26 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT71V65803S150BQI Overview

ZBT SRAM, 512KX18, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FINE PITCH, BGA-165

IDT71V65803S150BQI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instructionTBGA, BGA165,11X15,40
Contacts165
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Is SamacsysN
Maximum access time3.8 ns
I/O typeCOMMON
JESD-30 codeR-PBGA-B165
JESD-609 codee0
length15 mm
memory density9437184 bit
Memory IC TypeZBT SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512KX18
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTBGA
Encapsulate equivalent codeBGA165,11X15,40
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.06 A
Minimum standby current3.14 V
Maximum slew rate0.345 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature20
width13 mm
Base Number Matches1
256K x 36, 512K x 18
3.3V Synchronous ZBT™ SRAMs
ZBT™ Feature
3.3V I/O, Burst Counter
Pipelined Outputs
x
x
x
x
x
x
x
x
x
x
x
x
x
IDT71V65603
IDT71V65803
Features
256K x 36, 512K x 18 memory configurations
Supports high performance system speed - 150MHz
(3.8ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%)
3.3V I/O Supply (V
DDQ
)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array(fBGA).
Description
The IDT71V65603/5803 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMS. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or writes and
reads. Thus, they have been given the name ZBT
TM
, or Zero Bus Turnaround.
Address and control signals are applied to the SRAM during one clock
cycle, and two cycles later the associated data cycle occurs, be it read or write.
The IDT71V65603/5803 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V65603/5803 to
be suspended as long as necessary. All synchronous inputs are ignored when
(CEN) is high and the internal device registers will hold their previous values.
There are three chip enable pins (CE1, CE2,
CE2)
that allow the user
to deselect the device when desired. If any one of these three are not asserted
when ADV/LD is low, no new memory operation can be initiated. However,
any pending data transfers (reads or writes) will be completed. The data bus
will tri-state two cycles after chip is deselected or a write is initiated.
The IDT71V65603/5803 have an on-chip burst counter. In the burst
mode, the IDT71V65603/5803 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is
defined by the
LBO
input pin. The
LBO
pin selects between linear and
interleaved burst sequence. The ADV/LD signal is used to load a new
external address (ADV/LD = LOW) or increment the internal burst counter
(ADV/LD = HIGH).
The IDT71V65603/5803 SRAM utilize IDT's latest high-performance
CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-
pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and
165 fine pitch ball grid array (fBGA) .
Pin Description Summary
A
0
-A
18
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Asynchronous
Synchronous
Static
Static
5304 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
DECEMBER 2002
DSC-5304/05
1
©2002 Integrated Device Technology, Inc.
MSP430 - Timer_A timer interrupt program
1. Use the timer timing function to realize the timer single overflow interrupt and realize P3.0 square wave output #include "cc430x613x.h"void main(){WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timerP...
火辣西米秀 Microcontroller MCU
ATmega128+CC1101 Design Experience
ATmega128+CC1101 Design Experience First of all, CC1100 is an upgraded version of CC1101. Except for a few more registers in the configuration registers, CC1101 is completely compatible with CC1100, w...
nicole088 Microchip MCU
The company organizes skills competition
The company organized a skills competition, ranging from simple mechanical processing to electrical appliance repair and mechanical drawing, etc. In short, it is a competition closely related to our d...
DIAG Talking about work
The Over-Power Phenomenon In DCM/CCM-Operated Flyback Converters (Part 1)
The Over-Power Phenomenon In DCM/CCM-Operated Flyback Converters (Part 1)by Christophe Basso, ON Semiconductor, Toulouse, France...
安_然 Analog electronics
6.30 [Weekly Discussion] How do you view China's progress from a major electronics manufacturing country to a major country with integrated technology manufacturing?
Statement: This post is to make up for the mistake on the 23rd. I hope everyone will forgive me.Let's get to the point (this question is a bit broad, I don't know if it's appropriate to talk about it)...
鑫海宝贝 Integrated technical exchanges
The role of the extended integer types defined in stdint.h
[color=#000][font=宋体, "][size=12px]Stdint.h defines standard extended integer types, including exact-length types, minimum-length types, fast-length types, and maximum-length types. What are the benef...
喜鹊王子 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1572  1770  980  2373  1122  32  36  20  48  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号