IDT72V3632L15PF8 datasheet, PDF

Datasheet> All Categories > storage> IDT72V3632L15PF8

IDT72V3632L15PF8: DescriptionBi-Directional FIFO, 512X36, 10ns, Synchronous, CMOS, PQFP120, TQFP-120; Categorystorage; File Size214KB，29 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72V3632L15PF8 Overview

Bi-Directional FIFO, 512X36, 10ns, Synchronous, CMOS, PQFP120, TQFP-120

IDT72V3632L15PF8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	LFQFP, QFP120,.63SQ,16
Contacts	120
Reach Compliance Code	not_compliant
ECCN code	EAR99
Is Samacsys	N
Maximum access time	10 ns
Other features	MAIL BOX BYPASS REGISTER
Maximum clock frequency (fCLK)	66.7 MHz
period time	15 ns
JESD-30 code	S-PQFP-G120
JESD-609 code	e0
length	14 mm
memory density	18432 bit
Memory IC Type	BI-DIRECTIONAL FIFO
memory width	36
Humidity sensitivity level	4
Number of functions	1
Number of terminals	120
word count	512 words
character code	512
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512X36
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP120,.63SQ,16
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.001 A
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.4 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	20
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3.3 VOLT CMOS SyncBiFIFO

256 x 36 x 2

512 x 36 x 2

1,024 x 36 x 2

.EATURES:

•

IDT72V3622

IDT72V3632

IDT72V3642

•

Memory storage capacity:

IDT72V3622 – 256 x 36 x 2

IDT72V3632 – 512 x 36 x 2

IDT72V3642 – 1,024 x 36 x 2

Supports clock frequencies up to 100 MHz

Fast access times of 6.5ns

Free-running CLKA and CLKB may be asynchronous or coincident

(simultaneous reading and writing of data on a single clock edge

is permitted)

Two independent clocked FIFOs buffering data in opposite direc-

tions

Mailbox bypass register for each FIFO

Programmable Almost-Full and Almost-Empty flags

Microprocessor Interface Control Logic

FFA/IRA, EFA/ORA, AEA,

and

AFA

flags synchronized by CLKA

FFB/IRB, EFB/ORB, AEB,

and

AFB

flags synchronized by CLKB

•

Select IDT Standard timing (using

EFA, EFB, FFA

and

FFB

flags

functions) or First Word Fall Through timing (using ORA, ORB, IRA

and IRB flag functions)

Available in 132-pin Plastic Quad Flatpack (PQFP) or space-saving

120-pin Thin Quad Flatpack (TQFP)

Functionally compatible to the 5V operating IDT723622/723632/

723642

Industrial temperature range (–40

C to +85

C) is available

DESCRIPTION:

The IDT72V3622/72V3632/72V3642 are functionally compatible versions

of the IDT723622/723632/723642, designed to run off a 3.3V supply for

exceptionally low-power consumption. These devices are monolithic, high-

speed, low-power, CMOS Bidirectional SyncFIFO (clocked) memories which

support clock frequencies up to 100MHz and have read access times as fast

as 6.5ns. Two independent 256/512/1,024 x 36 dual-port SRAM FIFOs on

board each chip buffer data in opposite directions. Communication between

.UNCTIONAL BLOCK DIAGRAM

CLKA

CSA

W/RA

ENA

MBA

Mail 1

Input

RAM

ARRAY

256 x 36

512 x 36

1,024 x 36

Output

Port-A

Control

Logic

MBF1

RST1

FIFO1,

Mail1

Reset

Logic

Write

Pointer

Read

Pointer

EFB/ORB

AEB

FFA/IRA

AFA

FIFO 1

Status Flag

Logic

- A

Programmable Flag

Offset Registers

FIFO 2

Timing

Mode

FWFT

- B

EFA/ORA

AEA

Status Flag

Logic

Write

Pointer

FFB/IRB

AFB

Read

Pointer

RAM

ARRAY

256 x 36

512 x 36

1,024 x 36

Mail 2

Output

FIFO2,

Mail2

Reset

Logic

Input

RST2

Port-B

Control

Logic

CLKB

CSB

W/RB

ENB

MBB

4660 drw 01

MBF2

IDT, the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncBiFIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

DECEMBER 2001

DSC-4660/4



Recommended Resources

Car anti-theft system module circuit design based on fingerprint recognition

Fully automatic contactless AC voltage regulator circuit

Aucma (Puai) WQP series household fully automatic dishwasher circuit diagram

Monitor battery voltage and cut off power circuit diagram

Power supply circuit diagram of IBM 2110-002 SVGA color display

Ultra-long battery life: How do innovative wearable products solve this problem?: [p=24, 2, left][color=rgb(62, 62, 62)][font=Tahoma, Arial, sans-serif]Wearable devices are undoubtedly one of the highlights of the Consumer Electronics Show (CES) in Las Vegas, USA, earlier this year...; qwqwqw2088 Analogue and Mixed Signal

An error occurred while loading program!: When I load a program, it always says that it failed at the first address of the VECT in the program space. The vector.asm is allocated to the VECT space.What's going on? Please give me some advice. T...; saint Analogue and Mixed Signal

Fast multiplexing within and between boards: Program function: The module reuse enhancement function realizes three functions: function 1: fast reuse of modules within the board; function 2: fast reuse between boards according to schematic pages...; yepeda PCB Design

vl813 schematic diagram solution sharing: VIA Lab's VL813 is an advanced 4-port USB 3.0 hub controller with fully integrated voltage regulators, low power consumption, and comprehensive USB charging support. The integrated 5V DC-DC switching ...; 禾川芯 Talking

Metal detector circuit diagram design: The above figure is the circuit diagram of the metal detector. The 555 timer acts as a square wave generator here, which generates a pulse frequency that humans can hear. The capacitor between pin 1 a...; 火辣西米秀 Analogue and Mixed Signal

Learn about some high input voltage LDOs: Linear regulator (LDO) means low-dropout. In recent years, some manufacturers have launched high-input voltage LDOs, with input voltages as high as 80V. Under high-voltage dropout conditions, the effi...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components