EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-0008CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N4Q001EG-0008CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-0008CDI - - View Buy Now

8N4Q001EG-0008CDI Overview

Programmable Oscillators

8N4Q001EG-0008CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductXO
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Summary of MSP430 MCU memory structure
The FLASH type MSP430 microcontrollers are equipped with information memory SegmengA and SegmentB. SegmengA and SegmentB each have 128 words. The address of SegmentB is: 0x01000h to 0x107F, and the ad...
fish001 Microcontroller MCU
mcp2510 issues
Why can't I read the data of mcp2510 chip? ??? ??? ??? ??? The hardware connection is very simple! Use the io port of Samsung S3C44b0 to simulate the SPI bus interface and connect it to the SPI port o...
gaoren Embedded System
Ask for advice on ADC0802 timing diagram
I am studying the timing diagram of ADC0802, but I don't understand why the timing diagram shows equal cycles, but the program is interspersed with many chip selects, read and write instructions. I wo...
liweiliang 51mcu
Looking for an idle Atmel SAM R21 development board
I'm looking for a pair of Atmel SAM R21 development boards that were idle during a recent event. If you're interested, please send me a private message. Thanks....
曾经in Buy&Sell
About the dup system call in the Linux kernel
The service routine of the dup system call is the sys_dup function, which is defined in fs/fcntl.c. The code of sys_dup() may be one of the simplest, but it is such a simple system call that has made ...
sunplusedu2012a Linux and Android
What is RTC
The full name of RTC is Real-Time Clock, which means real-time clock chip.RTC is a clock circuit composed of crystal oscillators and related circuits on the PC motherboard. The RTC generates a lower-f...
安_然 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2091  653  2345  673  2740  43  14  48  56  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号