EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001LG-0047CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size170KB,21 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3Q001LG-0047CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001LG-0047CDI8 - - View Buy Now

8N3Q001LG-0047CDI8 Overview

Programmable Oscillators

8N3Q001LG-0047CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductXO
Quad-Frequency Programmable XO IDT8N3Q001 REV G
DATA SHEET
General Description
The IDT8N3Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVPECL clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
V
EE
3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
CC
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N3Q001
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3Q001GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
The smallest DV in the world
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:03[/i] If you have any questions, please contact QQ: 360836078 Functional features: ●Compact body design, easy to record, monitor and c...
cgfCOCO Mobile and portable
Platform Builder compilation error
Could you please help me find out what caused the error and how to solve it? This is a small part of the results displayed at the end: D:\WINCE500\build.err D:\WINCE500\build.log D:\WINCE500\build.wrn...
daymare Embedded System
PB5.0 cannot generate eboot.nb0 file
My work machine is XP professional + sp2, and PB5.0 is installed. However, when I create a new PB project and compile it successfully, no eboot.nb0 file is generated. However, the same operation can g...
amw196209 Embedded System
Is this going against the will of heaven?! A cremator born in the 1980s wrote a book, which became a "super heavy taste book"
Crematorium, a place that sounds mysterious and scary, cremator, a special profession that makes people feel a chill in their hearts, but many people are full of curiosity about it.     Recently, a do...
阴阳怪气 Talking
How to realize directory transfer display by file filter driver
How to implement in file filter driver: when opening folder A, display all files in folder A and folder B? I feel that PFILE_BOTH_DIR_INFORMATION in SfDirectoryControl cannot achieve the function I wa...
shinecx2 Embedded System
Some concepts and modulation methods of wireless radio frequency
RF, IF, basebandRF signal refers to the unmodulated carrier signal; IF signal refers to the lower IF signal after heterodyne transformation of RF signal. The purpose of using IF is to facilitate ampli...
Jacktang RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 670  1760  2258  831  2736  14  36  46  17  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号