530SC1061M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530SC1061M00DGR

530SC1061M00DGR: DescriptionLVDS Output Clock Oscillator, 1061MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC1061M00DGR Overview

LVDS Output Clock Oscillator, 1061MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC1061M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1061 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Expansion circuit made with NE571

Household appliances leakage indication circuit

Sound alarm circuit 02 composed of LM3909

Multifunctional automatic charging circuit

Circuit example circuit diagram (10A, 15V)

24V anti-short circuit stabilized power supply circuit

Addressing, how to get the value in external ROM through RO/R1: The sample code is as follows: ORG 0000H LJMP MAIN ORG 0100H MAIN: MOV 50H,#16H; Set RAM, data at position 0x50 MOV 51H,#17H MOV R0,#50H; Set the starting position of indirect addressing MOV A,@R0; Ge...; xrg0228 Embedded System

The company's PC can be customized in this way, BH is right: I can't refuse to admit my age! Before, I only knew that the NB I used could be customized according to my own needs, but I didn't expect that the company's commercial desktop computer could be so NB~...; 李晨吧外交 Power technology

The minimum sector size of the STM32F20x Flash is 16K. Why is it so large?: Previously, the 103 FLASH was 2K per page, and dozens of pages could be used for configuration data storage. New data was first written to unused FLASH pages, and then the old data was erased. This ro...; huyanlong stm32/stm8

I need an example of source code for an ATM system. Developed with EVC++.: I am doing a course design recently. I want to refer to the source code of the ATM system, which is developed with EVC++. Can anyone share it with me? Thank you, I will give it a high score, urgent! !...; sofy231 Embedded System

Uncle Fairy Cat, let’s continue discussing op amps. . . .: The op amp is a very common thing. We usually use the temperature-controlled soldering iron which contains the op amp. Here is a schematic diagram first!This is a schematic diagram of a white light co...; 小小白 Analog electronics

The exam is at 2:30 pm. Please pray for me, brothers and sisters.: God Bless Me! It's not that I'm afraid of failing, the key is that this exam is endless. If you don't pass, you will be constantly emailed to urge you to sign up and take the exam again until you pass...; shuangshumei Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components