GS8662D36GE-167 datasheet, PDF

Datasheet> All Categories > storage> storage> GS8662D36GE-167

GS8662D36GE-167: Description72Mb SigmaQuad-II Burst of 4 SRAM; Categorystorage storage; File Size886KB，29 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8662D36GE-167 Overview

72Mb SigmaQuad-II Burst of 4 SRAM

GS8662D36GE-167 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Contacts	165
Reach Compliance Code	compli
ECCN code	3A991.B.2.A
Maximum access time	0.5 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	167 MHz
I/O type	SEPARATE
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	17 mm
memory density	75497472 bi
Memory IC Type	DDR SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	1.5/1.8,1.8 V
Certification status	Not Qualified
Maximum seat height	1.5 mm
Minimum standby current	1.7 V
Maximum slew rate	0.625 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm

Preview

Download Datasheet

View All

Preliminary

GS8662D08/09/18/36E-333/300/250/200/167

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with present 9Mb, 18Mb, and 36Mb and

future 144Mb devices

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

72Mb SigmaQuad-II

Burst of 4 SRAM

333 MHz–167 MHz

1.8 V V

1.8 V and 1.5 V I/O

Bottom View

165-Bump, 15 mm x 17 mm BGA

1 mm Bump Pitch, 11 x 15 Bump Array

C clock inputs. C and C are also independent single-ended

clock inputs, not differential inputs. If the C clocks are tied

high, the K clocks are routed internally to fire the output

registers instead.

Because Separate I/O SigmaQuad-II B4 RAMs always transfer

data in four packets, A0 and A1 are internally set to 0 for the

first read or write transfer, and automatically incremented by 1

for the next transfers. Because the LSBs are tied off internally,

the address field of a SigmaQuad-II B4 RAM is always two

address pins less than the advertised index depth (e.g., the 4M

x 18 has a 1024K addressable index).

SigmaQuad™ Family Overview

The GS8662D08/09/18/36E are built in compliance with the

SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

SRAMs. The GS8662D08/18/36E SigmaQuad SRAMs are

just one element in a family of low power, low voltage HSTL

I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8662D08/09/18/36E SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock inputs quasi independently with the C and

Parameter Synopsis

- 333

tKHKH

tKHQV

3.0 ns

0.45 ns

-300

3.3 ns

0.45 ns

-250

4.0 ns

0.45 ns

-200

5.0 ns

0.45 ns

-167

6.0 ns

0.50 ns

Rev: 1.01a 2/2006

1/29

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

AM monolithic radio circuit

One of the incandescent lamp dimming circuits using thyristors a

Application circuit of TDA2030 - single power supply operation

DC-DC conversion circuit 05

TA7205AP audio IC circuit diagram

Multiply by 10 phase locked loop circuit diagram

Class D Amplifier: How to design a Class D amplifier with PWM around 5MHZ? Please help me?...; Thomas520 Analog electronics

MSP430F5438 driver CC2520 program: MSP430F5438 driver CC2520 program framework...; jianwufeng RF/Wirelessly

Weird! Apple recalls iPhone 3GS/4/4S chargers: China is not included: [p=23, null, left]Apple announced today [size=2][color=#8b0000]June 14, 2014[/color][/size] that in some cases, the 5W European version of the USB power adapter will overheat, posing a safety hazard, ...; qwqwqw2088 Talking

LED, RGB, rotating LED, rotating ball: [url]http://v.youku.com/v_show/id_XMjQyODY4Nzcy.html[/url] Could you please tell me where to buy the materials to make this? Or what materials are needed? Please be more specific, thank you very much!...; 1023186752 Integrated technical exchanges

Share: A summary of the most comprehensive answers to various questions in the 2019 e-sports competition: Saw this elsewhere, for reference only A summary of the most comprehensive answers to various questions in the 2019 e-sports competition The following is the most complete official answer currently co...; qwqwqw2088 Energy Infrastructure?

【E-book】Analysis of Electronic Design Competition Questions: [i=s]This post was last edited by paulhyde on 2014-9-15 03:32[/i] An analysis of the questions in an electronic design competition. Good luck to you all~~~ You need to use the Supernova Book Browser t...; open82977352 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components