EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX08A-2PQG208

Description
FPGA - Field Programmable Gate Array SXA
CategoryProgrammable logic devices    Programmable logic   
File Size731KB,109 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric View All

A54SX08A-2PQG208 Online Shopping

Suppliers Part Number Price MOQ In stock  
A54SX08A-2PQG208 - - View Buy Now

A54SX08A-2PQG208 Overview

FPGA - Field Programmable Gate Array SXA

A54SX08A-2PQG208 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrosemi
package instructionFQFP, QFP208,1.2SQ,20
Reach Compliance Codecompliant
Other features8000 TYPICAL GATES AVAILABLE
maximum clock frequency313 MHz
Combined latency of CLB-Max0.9 ns
JESD-30 codeS-PQFP-G208
JESD-609 codee3
length28 mm
Humidity sensitivity level3
Configurable number of logic blocks768
Equivalent number of gates12000
Number of entries130
Number of logical units768
Output times130
Number of terminals208
Maximum operating temperature70 °C
Minimum operating temperature
organize768 CLBS, 12000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Encapsulate equivalent codeQFP208,1.2SQ,20
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)245
power supply2.5,3.3/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width28 mm
v5.3
SX-A Family FPGAs
u e
Leading-Edge Performance
250 MHz System Performance
350 MHz Internal Performance
Specifications
12,000 to 108,000 Available System Gates
Up to 360 User-Programmable I/O Pins
Up to 2,012 Dedicated Flip-Flops
0.22
μ
/ 0.25
μ
CMOS Process Technology
Features
Hot-Swap Compliant I/Os
Power-Up/Down Friendly (No Sequencing Required
for Supply Voltages)
66 MHz PCI Compliant
Nonvolatile, Single-Chip Solution
Configurable I/O Support for 3.3 V / 5 V PCI, 5 V
TTL, 3.3 V LVTTL, 2.5 V LVCMOS2
2.5 V, 3.3 V, and 5 V Mixed-Voltage Operation with
5 V Input Tolerance and 5 V Drive Strength
Devices Support Multiple Temperature Grades
Configurable Weak-Resistor Pull-Up or Pull-Down
for I/O at Power-Up
Individual Output Slew Rate Control
Up to 100% Resource Utilization and 100% Pin
Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification
Capability with Silicon Explorer II
Boundary-Scan Testing in Compliance with IEEE
Standard 1149.1 (JTAG)
Actel Secure Programming Technology with
FuseLock™ Prevents Reverse Engineering and
Design Theft
Table 1 •
SX-A Product Profile
Device
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Dedicated Flip-Flops
Maximum Flip-Flops
Maximum User I/Os
Global Clocks
Quadrant Clocks
Boundary Scan Testing
3.3 V / 5 V PCI
Input Set-Up (External)
Speed Grades
2
Temperature Grades
Package (by pin count)
PQFP
TQFP
PBGA
FBGA
CQFP
Notes:
1. A maximum of 512 registers is possible if all 512 C cells are used to build an additional 256 registers.
2. All –3 speed grades have been discontinued.
A54SX08A
8,000
12,000
768
512
256
512
1
130
3
0
Yes
Yes
0 ns
–F, Std, –1, –2
C, I, A, M
208
100, 144
144
A54SX16A
16,000
24,000
1,452
924
528
990
180
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144
144, 256
A54SX32A
32,000
48,000
2,880
1,800
1,080
1,980
249
3
0
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
100, 144, 176
329
144, 256, 484
208, 256
A54SX72A
72,000
108,000
6,036
4,024
2,012
4,024
360
3
4
Yes
Yes
0 ns
–F, Std, –1, –2, –3
C, I, A, M
208
256, 484
208, 256
February 2007
© 2007 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
I'm begging for TORNADO2.0 software, hope kind brothers can help me!!!
I'm begging for TORNADO 2.0 software. I hope kind brothers can help me!!! Tell me where I can download it....
djzi_520 Embedded System
Help: MK5 SDK structure data definition problem
[color=#000][backcolor=rgb(240, 243, 250)][font=song, Verdana]I am looking at the MK5 API data structure, but there is a problem with the definition in the structure[/font][/backcolor][/color] [color=...
青城山下 Programming Basics
DS18B20 program with CRC check
/************************************************************ *18B20 driver, DQ is the data port, connected to P2.1 *11.0592M crystal oscillator, pull-up 4.7k resistor *Author:fyb *2005-3-25 11:23, OK...
totopper Industrial Control Electronics
[Trial Experience] Side Story - "A Step-by-Step Guide to Porting InfoNES (to HANKER-LM4F232)" Updated to 20131017
[b][size=6][color=red]To be continued...Updated to 2013.10.17 - 20:50 [/color][/size]Warm reminder, the projects and source files designed in each part of this article can be found at the end of this ...
sjtitr Microcontroller MCU
TouchGFX Design Whack-a-Mole
[p=30, 2, left]GUI is a good way to express products and is very popular. In the early days, everyone used ucgui. Gradually, GUI became more common. However, TouchGFX is the most beautiful, but it is ...
qwerghf stm32/stm8
LCD driver problem, CPU (80 interface) to RGB interface method
Epson recommended a controller S1D13775BGA to us today. They said that their IC can support WVGA (800*480) screen. I wonder if any experts have done this?...
yangyi11056 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 21  43  217  458  2098  1  5  10  43  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号