19-3760; Rev 0; 8/05
KIT
ATION
EVALU
BLE
AVAILA
1.8V, Dual, 12-Bit, 170Msps ADC for
Broadband Applications
MAX1218
General Description
The MAX1218 dual, monolithic, 12-bit, 170Msps analog-
to-digital converter (ADC) provides outstanding dynam-
ic performance up to a 250MHz input frequency. The
device operates with conversion rates up to 170Msps
while consuming only 700mW per channel.
At 170Msps and an input frequency of 200MHz, the
MAX1218 achieves a 78dBc spurious-free dynamic
range (SFDR) with excellent 66.2dB signal-to-noise ratio
(SNR) at 200MHz. The SNR remains flat (within 3dB) for
input tones up to 250MHz. This makes the MAX1218
ideal for wideband applications such as communications
receivers, cable head-end receivers, and power-amplifi-
er predistortion in cellular base-station transceivers.
The MAX1218 operates from a single 1.8V power sup-
ply. The analog inputs of each channel are designed
for AC-coupled, differential or single-ended operation.
The ADC also features a selectable on-chip divide-by-2
clock circuit that accepts clock frequencies as high as
340MHz and reduces the phase noise of the input
clock source. A low-voltage differential signal (LVDS)
sampling clock is recommended for best performance.
The converter’s digital outputs are LVDS compatible
and the data format can be selected to be either two’s
complement or offset binary.
The MAX1218 is available in a 100-pin TQFP package
with exposed paddle and is specified over the extend-
ed (-40°C to +85°C) temperature range. Refer to the
MAX1217 (125Msps) and the MAX1219 (210Msps)
data sheets for higher or lower speed, pin-compatible
devices.
o
170Msps Conversion Rate
o
Excellent Low-Noise Characteristics
SNR = 67.1dB at f
IN
= 100MHz
SNR = 66.2dB at f
IN
= 200MHz
o
Excellent Dynamic Range
SFDR = 82dBc at f
IN
= 100MHz
SFDR = 78dBc at f
IN
= 200MHz
o
Single 1.8V Supply
o
1.4W Power Dissipation at f
SAMPLE
= 170Msps
and f
IN
= 10MHz
o
On-Chip Track-and-Hold Amplifier
o
Internal 1.24V Bandgap Reference
o
On-Chip Selectable Divide-by-2 Clock Input
o
LVDS Digital Outputs with Data Clock Output
o
EV Kit Available (Order MAX1218EVKIT)
Features
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
PKG
CODE
C100E-6
MAX1218ECQ -40°C to +85°C 100 TQFP-EP*
*EP
= Exposed paddle.
Applications
Cable Modem Termination Systems (CMTS)
Cable Digital Return Path Transmitters
Cellular Base-Station Power-Amplifier Linearization
IF and Baseband Digitization
ATE and Instrumentation
Radar Systems
PART
MAX1219
MAX1218
MAX1217
Pin-Compatible Versions
RESOLUTION
(BITS)
12
12
12
SPEED GRADE
(Msps)
210
170
125
Pin Configuration appears at end of data sheet.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1.8V, Dual, 12-Bit, 170Msps ADC for
Broadband Applications
MAX1218
ABSOLUTE MAXIMUM RATINGS
AV
CC
to AGND ......................................................-0.3V to +2.1V
OV
CC
to OGND .....................................................-0.3V to +2.1V
OV
CC
to AV
CC
.......................................................-0.3V to +0.3V
OGND to AGND ....................................................-0.3V to +0.3V
CLKP, CLKN, INAP, INAN, INBP,
INBN to AGND .....................................-0.3V to (AV
CC
+ 0.3V)
CLKDIV,
T/BA, T/BB
to AGND .................-0.3V to (AV
CC
+ 0.3V)
REFA, REFADJA, REFB, REFADJB
to AGND...............................................-0.3V to (AV
CC
+ 0.3V)
DCOP, DCON, DA0P–DA11P, DA0N–DA11N,
DB0P–DB11P, DB0N–DB11N, ORAP, ORAN,
ORBP, ORBN to OGND .......................-0.3V to (OV
CC
+ 0.3V)
Current into any Pin.............................................................50mA
ESD Voltage on INAP, INAN, INBP, INBN
(Human Body Model).....................................................±750V
ESD Voltage on All Other Pins (Human Body Model)......±2000V
Continuous Power Dissipation (T
A
= +70°C)
100-Pin TQFP (derate 37mW/°C above +70°C).........2963mW
Operating Temperature Range ...........................-40°C to +85°C
Storage Temperature Range .............................-65°C to +150°C
Junction Temperature ......................................................+150°C
Lead Temperature (soldering, 10s) .................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(AV
CC
= OV
CC
= +1.8V, AGND = OGND = 0, f
SAMPLE
= 170MHz, differential input and differential sine-wave clock signal, 0.1µF
capacitors on REFA and REFB, internal reference, digital output differential R
L
= 100Ω, T
A
= -40°C to +85°C, unless otherwise noted.
Typical values are at T
A
= +25°C.) (Note 1)
PARAMETER
DC ACCURACY
Resolution
Integral Nonlinearity (Note 2)
Differential Nonlinearity (Note 2)
Transfer Curve Offset
Offset Temperature Drift
ANALOG INPUTS (INAP, INAN, INBP, INBN)
Full-Scale Input Voltage Range
Full-Scale Range Temperature
Drift
Common-Mode Input Range
Differential Input Capacitance
Differential Input Resistance
Full-Power Analog Bandwidth
Reference Output Voltage
Reference Temperature Drift
REFADJ_ Input High Voltage
SAMPLING CHARACTERISTICS
Maximum Sampling Rate
Minimum Sampling Rate
f
SAMPLE
f
SAMPLE
170
40
MHz
MHz
V
REFADJ_
Used to disable the internal reference
AV
CC
-
0.1
V
CM
C
IN
R
IN
FPBW
V
REF_
T
A
= +25°C, REFADJ_ = AGND
1.18
V
FSR
T
A
= +25°C (Note 2)
1375
1475
150
0.8
3
1.8
800
1.24
65
1.30
1625
mV
P-P
ppm/°C
V
pF
kΩ
MHz
V
ppm/°C
V
N
INL
DNL
V
OS
f
IN
= 10MHz
No missing codes
T
A
= +25°C (Note 2)
12
-2
-1
-3
10
±0.6
±0.3
+2
+1
+3
Bits
LSB
LSB
mV
µV/°C
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
REFERENCE (REFA, REFB, REFADJA, REFADJB)
2
_______________________________________________________________________________________
1.8V, Dual, 12-Bit, 170Msps ADC for
Broadband Applications
MAX1218
DC ELECTRICAL CHARACTERISTICS (continued)
(AV
CC
= OV
CC
= +1.8V, AGND = OGND = 0, f
SAMPLE
= 170MHz, differential input and differential sine-wave clock signal, 0.1µF
capacitors on REFA and REFB, internal reference, digital output differential R
L
= 100Ω, T
A
= -40°C to +85°C, unless otherwise noted.
Typical values are at T
A
= +25°C.) (Note 1)
PARAMETER
Clock Pulse-Width Low
Clock Pulse-Width High
Clock Duty Cycle
Aperture Delay
Aperture Jitter
CLOCK INPUTS (CLKP, CLKN)
Differential Clock Input Amplitude
Clock Input Common-Mode
Voltage
Clock Differential Input
Resistance
Clock Differential Input
Capacitance
V
CLKCM
R
CLK
C
CLK
T
A
= +25°C (Note 3)
(Note 3)
200
500
1.15 ±
0.25
10
±25%
3
mV
P-P
V
kΩ
pF
t
AD
t
AJ
SYMBOL
t
CL
t
CH
CONDITIONS
Figure 5 (Note 3)
Figure 5 (Note 3)
Set by clock-management circuit
Figures 5, 11
Figure 11
MIN
1.5
1.5
25 to
75
350
0.15
TYP
MAX
20.0
20.0
UNITS
ns
ns
%
ps
ps
RMS
DYNAMIC CHARACTERISTICS (at -1dBFS) (Note 4)
f
IN
= 10MHz
Signal-to-Noise Ratio
SNR
f
IN
= 65MHz
f
IN
= 100MHz
f
IN
= 200MHz
f
IN
= 10MHz
Effective Number of Bits
ENOB
f
IN
= 65MHz
f
IN
= 100MHz
f
IN
= 200MHz
f
IN
= 10MHz
Signal-to-Noise Plus Distortion
SINAD
f
IN
= 65MHz
f
IN
= 100MHz
f
IN
= 200MHz
f
IN
= 10MHz
Spurious-Free Dynamic Range
SFDR
f
IN
= 65MHz
f
IN
= 100MHz
f
IN
= 200MHz
f
IN
= 10MHz
Worst Harmonic
(HD2 or HD3)
f
IN
= 65MHz
f
IN
= 100MHz
f
IN
= 200MHz
Two-Tone Intermodulation
Distortion
f
IN1
= 29MHz at -7dBFS
f
IN2
= 31MHz at -7dBFS
f
IN1
= 97MHz at -7dBFS
f
IN2
= 100MHz at -7dBFS
72
72
65
65
10.5
10.5
65.2
65.2
67.7
67.5
67.1
66.2
11
10.9
10.8
10.7
67.5
67.3
66.8
65.6
88
85
82
78
-88
-85
-82
-78
88
dBc
85
-72
-72
dBc
dBc
dB
Bits
dB
TTIMD
_______________________________________________________________________________________
3
1.8V, Dual, 12-Bit, 170Msps ADC for
Broadband Applications
MAX1218
DC ELECTRICAL CHARACTERISTICS (continued)
(AV
CC
= OV
CC
= +1.8V, AGND = OGND = 0, f
SAMPLE
= 170MHz, differential input and differential sine-wave clock signal, 0.1µF
capacitors on REFA and REFB, internal reference, digital output differential R
L
= 100Ω, T
A
= -40°C to +85°C, unless otherwise noted.
Typical values are at T
A
= +25°C.) (Note 1)
PARAMETER
Channel Isolation
LVCMOS LOGIC INPUTS (CLKDIV,
T/BA, T/BB)
Input High Voltage
Input Low Voltage
Input Capacitance
LVDS DIGITAL OUTPUTS (DA0P/N–DA11P/N, DB0P/N–DB11P/N, ORAP/N, ORBP/N, DCOP/N)
Differential Output Voltage
Output Offset Voltage
OUTPUT TIMING CHARACTERISTICS
CLK to Data Propagation Delay
CLK to DCO Propagation Delay
DCO to Data Propagation Delay
LVDS Output Rise Time
LVDS Output Fall Time
Output Data Pipeline Delay
POWER REQUIREMENTS
Analog Supply Voltage Range
Output Supply Voltage Range
Analog Supply Current
Output Supply Current
Analog Power Dissipation
Power-Supply Rejection Ratio
AV
CC
OV
CC
I
AVCC
I
OVCC
P
DISS
PSRR
f
IN
= 10MHz
f
IN
= 10MHz
f
IN
= 10MHz
T
A
= +25°C (Note 5)
1.71
1.71
1.8
1.8
650
120
1.4
2.9
1.89
1.89
750
160
1.64
V
V
mA
mA
W
mV/V
t
PDL
t
CPDL
t
RL
t
FL
t
LATENCY
Figure 5 (Note 3)
Figure 5 (Note 3)
2.7
20% to 80%, C
L
= 5pF
20% to 80%, C
L
= 5pF
Figure 5
1.6
4.2
3.2
350
350
11
3.7
ns
ns
ns
ns
ns
Clock
Cycles
|V
OD
|
V
OS
225
1.125
490
1.310
mV
V
V
IH
V
IL
2
0.8 x
OV
CC
0.2 x
OV
CC
V
V
pF
SYMBOL
CONDITIONS
f
IN
= 200MHz, A
IN
= -1dBFS
MIN
TYP
90
MAX
UNITS
dB
CHANNEL CROSSTALK AND CHANNEL MATCHING SPECIFICATIONS
t
PDL
- t
CPDL
(Note 3)
Note 1:
Values at T
A
= +25°C to +85°C are guaranteed by production test. Values at T
A
< +25°C are guaranteed by design and
characterization.
Note 2:
Static linearity and offset parameters are computed from a best-fit straight line through the code transition points.
The full-scale range (FSR) is defined as 4095 x slope of the line.
Note 3:
Parameter guaranteed by design and characterization; T
A
= -40°C to +85°C.
Note 4:
ENOB and SINAD are computed from a curve fit.
Note 5:
PSRR is measured with the analog and output supplies connected to the same potential.
4
_______________________________________________________________________________________
1.8V, Dual, 12-Bit, 170Msps ADC for
Broadband Applications
MAX1218
Typical Operating Characteristics
(A
VCC
= O
VCC
= +1.8V, f
SAMPLE
= 170MHz, differential input and differential sine-wave clock, 0.1µF capacitors on REFA and REFB,
digital output differential R
L
= 100Ω, T
A
= +25°C, unless otherwise noted.)
FFT PLOT
(16,384 SAMPLES)
MAX1218 toc01
FFT PLOT
(16,384 SAMPLES)
MAX1218 toc02
FFT PLOT
(16,384 SAMPLES)
-10
-20
-30
AMPLITUDE (dB)
-40
-50
-60
-70
-80
9
4
-90
-100
-110
f
IN
= 100.055542MHz
f
SAMPLE
= 170MHz
A
IN
= -0.985dBFS
SINAD = 66.836dB
SNR = 67.131dB
THD = -78.665dBc
SFDR = 82.151dBc
HD2 = -83.494dBc
HD3 = -82.151dBc
5
7, 10
2
3
8, 9
4
6
MAX1218 toc03
0
-10
-20
-30
AMPLITUDE (dB)
-40
-50
-60
-70
-80
-90
-100
-110
0
10
20
2
3
AMPLITUDE (dB)
f
IN
= 12.4615479MHz
f
SAMPLE
= 170MHz
A
IN
= -0.989dBFS
SINAD = 67.593dB
SNR = 67.747dB
THD = -82.181dBc
SFDR = 85.773dBc
HD2 = -85.773dBc
HD3 = -90.81dBc
5
10
4
9
8
7
6
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
f
IN
= 64.9847412MHz
f
SAMPLE
= 170MHz
A
IN
= -1.044dBFS
SINAD = 67.239dB
SNR = 67.437dB
THD = -80.754dBc
SFDR = 84.991dBc
HD2 = -87.018dBc
HD3 = -84.991dBc
5
8
3
10
2
7
6
0
30 40 50 60
FREQUENCY (MHz)
70
80
0
10
20
30 40 50 60
FREQUENCY (MHz)
70
80
0
10
20
30 40 50 60
FREQUENCY (MHz)
70
80
FFT PLOT
(16,384 SAMPLES)
MAX1218 toc04
FFT PLOT
(16,384 SAMPLES)
MAX1218 toc05
SNR/SINAD vs. ANALOG INPUT FREQUENCY
(f
SAMPLE
= 170MHz, A
IN
= -1dBFS)
SNR
68
66
SNR/SINAD (dB)
64
62
60
58
56
SINAD
MAX1218 toc06
0
-10
-20
-30
AMPLITUDE (dB)
-40
-50
-60
-70
-80
-90
-100
-110
0
10
20
6
5
f
IN
= 199.9761963MHz
f
SAMPLE
= 170MHz
A
IN
= -1.001dBFS
SINAD = 65.642dB
SNR = 66.209dB
THD = -74.763dBc
SFDR = 78.219dBc
HD2 = -78.219dBc
HD3 = -82.077dBc
2
9 3
7
10
4
8
0
-10
-20
-30
AMPLITUDE (dB)
-40
-50
-60
-70
-80
-90
-100
-110
f
IN
= 250.0299072MHz
f
SAMPLE
= 170MHz
A
IN
= -0.952dBFS
SINAD = 63.862dB
SNR = 65.384dB
THD = -69.155dBc
SFDR = 70.222dBc
HD2 = -70.222dBc
HD3 = -79.163dBc
2
4
6 8
9
7, 10
5
70
3
30 40 50 60
FREQUENCY (MHz)
70
80
0
10
20
30 40 50 60
FREQUENCY (MHz)
70
80
0
50
100
150
200
250
ANALOG INPUT FREQUENCY (MHz)
HD2/HD3 vs. ANALOG INPUT FREQUENCY
(f
SAMPLE
= 170MHz, A
IN
= -1dBFS)
MAX1218 toc07
SFDR/(-THD) vs. ANALOG INPUT FREQUENCY
(f
SAMPLE
= 170MHz, A
IN
= -1dBFS)
MAX1218 toc08
SNR/SINAD vs. SAMPLE FREQUENCY
(f
IN
= 64.9847412MHz, A
IN
= -1dBFS)
SNR
68
66
SNR/SINAD (dB)
SINAD
64
62
60
58
56
MAX1218 toc09
-60
-65
-70
HD2/HD3 (dBc)
-75
-80
-85
-90
-95
-100
0
50
100
150
200
HD2
HD3
90
85
80
SFDR/(-THD) (dBc)
75
70
65
60
55
50
45
40
-THD
SFDR
70
250
0
50
100
150
200
250
20
40
60
80
100 120 140 160 180
ANALOG INPUT FREQUENCY (MHz)
ANALOG INPUT FREQUENCY (MHz)
f
SAMPLE
(MHz)
_______________________________________________________________________________________
5
京公网安备 11010802033920号
EEWORLD
