EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C1061G30-10ZSXIES

Description
SRAM 16Mb 2.2V-3.6V 10ns Asyn SRAM with ECC
Categorystorage   
File Size552KB,25 Pages
ManufacturerCypress Semiconductor
Environmental Compliance
Download Datasheet Parametric Compare View All

CY7C1061G30-10ZSXIES Online Shopping

Suppliers Part Number Price MOQ In stock  
CY7C1061G30-10ZSXIES - - View Buy Now

CY7C1061G30-10ZSXIES Overview

SRAM 16Mb 2.2V-3.6V 10ns Asyn SRAM with ECC

CY7C1061G30-10ZSXIES Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerCypress Semiconductor
Product CategorySRAM
RoHSDetails
Memory Size16 Mbit
Organization1 M x 16
Access Time10 ns
Interface TypeParallel
Supply Voltage - Max3.6 V
Supply Voltage - Min2.2 V
Supply Current - Max110 mA
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseVFBGA-48
PackagingTray
Memory TypeSDR
TypeAsynchronous
Factory Pack Quantity108
Unit Weight0.007873 oz
CY7C1061G/CY7C1061GE
16-Mbit (1M words × 16 bit) Static RAM
with Error-Correcting Code (ECC)
16-Mbit (1M words × 16 bit) Static RAM with Error-Correcting Code (ECC)
Features
High speed
t
AA
= 10 ns/15 ns
Embedded error-correcting code (ECC) for single-bit error
correction
Low active and standby currents
I
CC
= 90 mA typical at 100 MHz
I
SB2
= 20 mA typical
Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and
4.5 V to 5.5 V
1.0 V data retention
Transistor-transistor logic (TTL) compatible inputs and outputs
Error indication (ERR) pin to indicate 1-bit error detection and
correction
Available in Pb-free 48-pin TSOP I, 54-pin TSOP II, and 48-ball
VFBGA packages
To access devices with a single chip enable input, assert the chip
enable (CE) input LOW. To access dual chip enable devices,
assert both chip enable inputs – CE
1
as LOW and CE
2
as HIGH.
To perform data writes, assert the Write Enable (WE) input LOW,
and provide the data and address on the device data pins (I/O
0
through I/O
15
) and address pins (A
0
through A
19
) respectively.
The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs
control byte writes, and write data on the corresponding I/O lines
to the memory location specified. BHE controls I/O
8
through
I/O
15
and BLE controls I/O
0
through I/O
7
.
To perform data reads, assert the Output Enable (OE) input and
provide the required address on the address lines. Read data is
accessible on I/O lines (I/O
0
through I/O
15
). You can perform
byte accesses by asserting the required byte enable signal (BHE
or BLE) to read either the upper byte or the lower byte of data
from the specified address location.
All I/Os (I/O
0
through I/O
15
) are placed in a high-impedance state
when the device is deselected (CE HIGH for a single chip enable
device and CE
1
HIGH / CE
2
LOW for a dual chip enable device),
or control signals are de-asserted (OE, BLE, BHE).
On the CY7C1061GE devices, the detection and correction of a
single-bit error in the accessed location is indicated by the
assertion of the ERR output (ERR = High). See the
Truth Table
on page 16
for a complete description of read and write modes.
The logic block diagrams are on page 2.
The CY7C1061G and CY7C1061GE devices are available in
48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages.
For a complete list of related documentation, click
here.
Functional Description
CY7C1061G and CY7C1061GE are high-performance CMOS
fast static RAM devices with embedded ECC
[1]
. Both devices are
offered in single and dual chip enable options and in multiple pin
configurations. The CY7C1061GE device includes an ERR pin
that signals a single-bit error-detection and correction event
during a read cycle.
Product Portfolio
Current Consumption
Product
Features and Options
(see
Pin Configurations on
page 4)
Single or dual chip enables
Optional ERR pins
Address MSB A
19
pin
placement options
compatible with Cypress and
other vendors
Range
V
CC
Range
(V)
1.65 V–2.2 V
2.2 V–3.6 V
4.5 V–5.5 V
Speed Operating I
CC
, (mA)
(ns)
f = f
max
10/15
Typ
[2]
Max
15
10
10
70
90
90
80
110
110
Standby, I
SB2
(mA)
Typ
[2]
20
Max
30
CY7C1061G18
CY7C1061G(E)30
CY7C1061G
Industrial
Notes
1. This device does not support automatic write-back on error detection.
2. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V
CC
= 1.8 V (for a V
CC
range of 1.65 V–2.2 V),
V
CC
= 3 V (for a V
CC
range of 2.2 V–3.6 V), and V
CC
= 5 V (for a V
CC
range of 4.5 V–5.5 V), T
A
= 25 °C.
Cypress Semiconductor Corporation
Document Number: 001-81540 Rev. *S
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised June 16, 2017

CY7C1061G30-10ZSXIES Related Products

CY7C1061G30-10ZSXIES CY7C1061G18-15BV1XIES CY7C1061G18-15ZXI CY7C1061G18-15ZSXI CY7C1061GE30-10BVXIES CY7C1061GE-10ZSXI CY7C1061G30-10ZXET CY7C1061G18-15ZSXIT CY7C1061G30-10BV1XET
Description SRAM 16Mb 2.2V-3.6V 10ns Asyn SRAM with ECC SRAM 16Mb 1.65V-2.2V 15ns Asyn SRAM with ECC SRAM Async SRAMS SRAM Async SRAMS SRAM 16Mb 2.2V-3.6V 10ns Asyn SRAM with ECC SRAM Async SRAMS SRAM ASYNC SRAMS SRAM Async SRAMS SRAM Async SRAMS
Product Attribute Attribute Value Attribute Value Attribute Value - Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value
Manufacturer Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor - Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor
Product Category SRAM SRAM SRAM - SRAM SRAM SRAM SRAM SRAM
RoHS Details Details Details - Details Details Details Details Details
Packaging Tray Tray Tray - Tray Tray Reel Reel Reel
Factory Pack Quantity 108 480 96 - 480 108 1000 1000 2000
Moisture Sensitive - - Yes - - Yes Yes Yes Yes
The hierarchical wordline structure can improve the SRAM read and write speed and reduce the circuit dynamic power consumption
The memory using hierarchical word line structure divides the entire storage array into several identical sub-arrays. Compared with the non-hierarchical word line structure, it requires multi-level wo...
是酒窝啊 Embedded System
I would like to ask how to make the triangle button of LM3S?
As the title says, I would like to ask how to make the triangle button of LM3S? [[i] This post was last edited by 119083515 on 2011-6-1 08:53 [/i]]...
119083515 Microcontroller MCU
28335 Connect to the emulator, USB device can run normally
[table] [tr][td]Hello, my 28335 controls the USB device (cy7c68001) to send data, and the program is burned into FLASH. Only when the emulator is connected (only connected to the computer in hardware,...
yangmiao0223 DSP and ARM Processors
Please help me check the Linux startup information, thank you
Uncompressing Linux........................................................... done, booting the kernel. Linux version 2.6.20 (root@localhost.localdomain) (gcc version 4.0.0 (DENX ELDK 4.1 4.0.0)) #1 ...
weilu Linux and Android
10W MR16 power supply solution, electronic transformer compatibility reaches over 98%
10W MR16 power supply solution, electronic transformer compatibility is over 98%, please email ataoa@189.cn for information...
sirise Power technology
Technology of developing GPRS network filter driver on windows mobile
Should I use the NDIS intermediate layer driver? Should I use the passthru example that comes with wince500 or wince600\public\Cellcoreil\driver\mdd? The latter is RIL...
tanrui8765 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1206  2811  2356  565  2309  25  57  48  12  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号