NCP1090, NCP1091,
NCP1092
Integrated IEEE 802.3af
PoE-PD Interface Controller
Description
The NCP1090, NCP1091 and NCP1092 are members of
ON Semiconductor’s high power HIPOt Power over Ethernet
Powered Device (PoE−PD) product family and integrate an IEEE
802.3af PoE−PD interface controller.
The 3 variants all incorporate the required functions as such
detection, classification, under voltage lockout, inrush and operational
current limit. A power good signal has been added to guarantee a good
enabling/disabling of the DC−DC controller. In addition, the
NCP1091 offers a programmable under−voltage while the NCP1092
provide an auxiliary pin for applications supporting auxiliary supplies.
The NCP1090, NCP1091 and NCP1092 are fabricated in a robust
high voltage process and integrates a rugged vertical N−channel
DMOS suitable for the most demanding environments and capable of
withstanding harsh environments such as hot swap and cable ESD
events.
The NCP1090, NCP1091 and NCP1092 complement
ON Semiconductor’s ASSP portfolio in industrial devices and can be
combined with stepper motor drivers, CAN bus drivers and other
high−voltage interfacing devices to offer complete solutions to the
industrial and security market.
Features
http://onsemi.com
SOIC−8
S SUFFIX
CASE 751AZ
TSSOP−8
T SUFFIX
CASE 948S
PIN CONFIGURATION
INRUSH
CLASS
DET
VPORTN
(Top View)
* NCP1090 = NC
NCP1091 = UVLO
NCP1092 = AUX
8
XXXXX
AYWWG
G
1
XXXXXX = Specific Device Code
A
= Assembly Location
Y
= Year
WW
= Work Week
G
= Pb−Free Package
1
VPORTP
*
PGOOD
RTN
•
•
•
•
•
•
•
•
•
•
•
Fully Supports IEEE 802.3af Specifications
Programmable Classification Current
Adjustable Under Voltage Lock Out (NCP1091 Only)
Open−Drain Power Good Indicator
130 mA Inrush Current Limit
500 mA Operational Current Limit
Pass Switch Disabling Input for Rear Auxiliary Supply Operation
(NCP1092 Only)
Over−temperature Protection
Industrial Temperature Range
−40°C
to 85°C with Full Operation up
to 125°C Junction Temperature
0.5
W
Hot−swap Pass−switch
Vertical N−channel DMOS Pass−switch Offers the Robustness of
Discrete MOSFETs
ORDERING INFORMATION
Device
NCP109xxxx
NCP109xxxx
Package
SOIC−8
(Pb−Free)
TSSOP−8
(Pb−Free)
Shipping
†
2500/Tape &
Reel
2500/Tape &
Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
©
Semiconductor Components Industries, LLC, 2011
February, 2011
−
Rev. 2
1
Publication Order Number:
NCP1090/D
NCP1090, NCP1091, NCP1092
VPORTP
DETECTION
DET
INTERNAL
SUPPLY
&
VOLTAGE
REFERENCE
THERMAL
SHUTDOWN
UVLO
EXTERNAL
SELECTION
NCP1091 only
UVLO
CLASS
CLASSIFICATION
VPORT
MONITOR
IEEE Interface
Shutdown
(AUX supply priority)
NCP1092 only
AUX
HOT SWAP SWITCH
INRUSH
INRUSH &
OPERATIONAL
CURRENT LIMIT
CONTROL & CURRENT
LIMIT BLOCKS
POWER GOOD
INDICATOR
PGOOD
VPORTN
RTN
Figure 1. NCP1090/91/92 Functional Block Diagram
http://onsemi.com
2
NCP1090, NCP1091, NCP1092
Simplified Application Diagrams
RJ−45
VPORTP
Data
Pairs
Rdet
DB1
Rclass
Z_line
Cline
DET
PGOOD
Cpd
CLASS
NCP1090
INRUSH
RTN
Spare
Pairs
DB2
NC
To DC−DC
Converter
Rinrush
VPORTN
Figure 2. Typical Application Circuit using the NCP1090
RJ−45
VPORTP
Data
Pairs
DB1
Rdet
DET
Rclass
Z_line
Cline
PGOOD
Cpd
CLASS
NCP1091
INRUSH
RTN
UVLO
Ruvlo2
VPORTN
To DC−DC
Converter
Rinrush
Ruvlo1
Spare
Pairs
DB2
Figure 3. Typical Application Circuit using the NCP1091 with External UVLO Setting
http://onsemi.com
3
NCP1090, NCP1091, NCP1092
Table 1. PIN DESCRIPTION
Pin No.
Name
INRUSH
CLASS
DET
VPORTN
RTN
PGOOD
NC
UVLO
NCP1090
1
2
3
4
5
6
7
−
NCP1091
1
2
3
4
5
6
−
7
NCP1092
1
2
3
4
5
6
−
−
Type
Output
Output
Output,
Open Drain
Ground
Ground
Output,
Open Drain
−
Input
Description
Current limit programming pin. Connect a resistor between
INRUSH and VPORTN.
Classification current programming pin. Connect a resistor
between CLASS and VPORTN.
Detection pin. Connect a 24.9 kW resistor between DET and
VPORTP for a valid PD detection signature.
Negative input power. Connected to the source of the internal
pass−switch
DC−DC controller power return. Connected to the drain of the
internal pass−switch
Open Drain Power Good Indicator. Pin is in HZ mode when the
power good signal is active.
No connection
Under−voltage lockout input. Voltage with respect to VPORTN.
Connect a resistor−divider from VPORTP to UVLO to
VPORTNx to set an external UVLO threshold.
Auxiliary Pin. When this pin is pulled up, the Pass Switch is
disabled and allows a supply transition from PSE to the rear
auxiliary supply connected between VPORTP and RTN.
Positive input power. Voltage with respect to VPORTN.
AUX
−
−
7
Input
VPORTP
8
8
8
Input
Operating Conditions
Table 2. ABSOLUTE MAXIMUM RATINGS
Symbol
VPORTP
RTN
CLASS
INRUSH
AUX
UVLO
PGOOD
Ta
Tj
Tj−TSD
T
stg
TθJA
ESD−HBM
ESD−CDM
ESD−MM
LU
Parameter
Input power supply
Analog ground supply 2
Analog output
Analog output
Analog input
Analog input
Analog output
Ambient temperature
Junction temperature
Junction temperature
(Note 1)
Storage Temperature
Thermal Resistance,
Junction to Air (Note 2)
Human Body Model
Charged Device Model
Machine Model
Latch−up
Min
−0.3
−0.3
−0.3
−0.3
−0.3
−0.3
−0.3
−40
−
−
−55
150
160
2
500
200
±100
Max
72
72
72
3.6
72
3.6
72
85
125
175
150
240
260
Units
V
V
V
V
V
V
V
°C
°C
°C
°C
°C/W
kV
V
V
mA
SOIC−8
TSSOP−8
per EIA−JESD22−A114 standard
per ESD−STM5.3.1 standard
per EIA−JESD22−A115−A standard
per JEDEC Standard JESD78
Thermal shutdown condition
Conditions
Voltage with respect to VPORTN
Pass−switch in off−state (voltage with respect to VPORTN)
Voltage with respect to VPORTN
Voltage with respect to VPORTN
Voltage with respect to VPORTN
Voltage with respect to VPORTN
Voltage with respect to RTN
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Tj−TSD allowed during error conditions only. It is assumed that this maximum temperature condition does not occur more than 1 hour
cumulative during the useful life for reliability reasons.
2. Low
qJA
is obtained with 2S2P test board (2 signal
−
2 plane). High
qJA
is obtained with double sideboard with minimum pad area and natural
convection. Refer to Jedec JESD51 for details.
http://onsemi.com
4
NCP1090, NCP1091, NCP1092
Recommended Operating Conditions
Operating conditions define the limits for functional operation and parametric characteristics of the device. Note that the
functionality of the device outside the operating conditions described in this section is not warranted. Operating outside the
recommended operating conditions for extended periods of time may affect device reliability.
Table 3. OPERATING CONDITIONS
(All values are with respect to VPORTN unless otherwise noted.)
Symbol
INPUT SUPPLY
VPORT
Input supply voltage
0
57
V
VPORT = VPORTP –
VPORTN
Parameter
Min
Typ
Max
Units
Conditions
SIGNATURE DETECTION
Offset_det1
Sleep_det1
Offset_det2
Sleep_det2
CLASSIFICATION
Vcl_on
Vcl_off
Vclass_reg
Icl_bias
Iclass0
Iclass1
Iclass2
Iclass3
Iclass4
Classification current turn−on lower
threshold
Classification current turn−off upper
threshold
Classification buffer output voltage
I(vportp) quiescent current during
classification
Class 0: Rclass 4420
W
(Note 3)
Class 1: Rclass 953
W
(Note 3)
Class 2: Rclass 549
W
(Note 3)
Class 3: Rclass 357
W
(Note 3)
Class 4: Rclass 255
W
(Note 3)
0
9
17
26
36
9.8
21
9.8
600
−
−
−
−
−
4
12
20
30
44
11.3
13
24
V
V
V
mA
mA
mA
mA
mA
mA
VPORTP rising
VPORTP rising
13 V < VPORTP < 21 V
I(class) excluded
13 V < VPORTP < 21 V
13 V < VPORTP < 21 V
13 V < VPORTP < 21 V
13 V < VPORTP < 21 V
13 V < VPORTP < 21 V
13 V < VPORTP < 21 V
I
(VPORTP)
+ I
(RTN)
I
(VPORTP)
+ I
(RTN)
I
(VPORTP)
+ I
(RTN) +
I
(DET)
I
(VPORTP)
+ I
(RTN) +
I
(DET)
73
390
2
15
77
400
5
21
81
412
mA
mA
mA
mA
VPORTP = RTN = 1.9 V
Rdet = 24.9 KW
VPORTP = RTN = 9.8 V
Rdet = 24.9 KW
VPORTP = RTN = 1.9 V
Rdet = 24.9 KW
VPORTP = RTN = 9.8 V
Rdet = 24.9 KW
UVLO
−
INTERNAL SETTING
−
NCP1090/91/92
Vuvlo_on
Vuvlo_off
Vhyst_int
Uvlo_filter
Default turn on voltage
Default turn off voltage
UVLO internal hysteresis
UVLO On / Off filter time
−
29.6
−
−
37
31
6
100
40
−
−
−
V
V
V
mS
V
V
V
mA
V
0.6
−
V
KW
For information only
For information only
VPORTP rising
VPORTP falling
UVLO
−
EXTERNAL SETTING – NCP1091 ONLY
Vuvlo_pr
Vuvlo_on2
Vhyst_off2
Uvlo_ipd
UVLO external programming range
External UVLO turn on voltage
External UVLO turn off voltage
UVLO internal pull down current
25
1.14
0.95
−
−
1.2
1
2.5
50
1.26
1.05
−
VPORTP rising
AUXILIARY SUPPLY SETTING – NCP1092 ONLY
Aux_h
Aux_l
Aux_pd
AUX input high level voltage
AUX input low level voltage
AUX internal pull down resistor
3.1
−
100
−
−
−
3. A tolerance of 1% on the Rclass resistor is included in the min/max values.
http://onsemi.com
5
京公网安备 11010802033920号
EEWORLD
