84314AYLF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 84314AYLF

84314AYLF: DescriptionClock Synthesizer / Jitter Cleaner 4 LVPECL OUT SYNTHESIZER; CategoryThe embedded processor and controller Microcontrollers and processors; File Size262KB，19 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

84314AYLF Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	84314AYLF	-	-	View	Buy Now

84314AYLF Overview

Clock Synthesizer / Jitter Cleaner 4 LVPECL OUT SYNTHESIZER

84314AYLF Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32
Contacts	32
Manufacturer packaging code	PRG32
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	S-PQFP-G32
JESD-609 code	e3
length	7 mm
Humidity sensitivity level	3
Number of terminals	32
Maximum operating temperature	85 °C
Minimum operating temperature
Maximum output clock frequency	350 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Master clock/crystal nominal frequency	40 MHz
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum slew rate	150 mA
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

View All

350MHz, Crystal-to-3.3V/2.5V LVPECL

Frequency Synthesizer W/Fanout Buffer

Data Sheet

84314

ENERAL

ESCRIPTION

The 84314 is a general purpose quad output frequency

synthesizer and a member of the family of High Performance Clock

Solutions from IDT. When the device uses parallel loading, the

M bits are programmable and the output divider is hard-wired

for divide by 2 thus providing a frequency range of 125MHz

to 350MHz. In serial programming mode, the M bits are

programmable and the output divider can be set for either divide

by 2 or divide by 4, providing a frequency range of 62.5MHz to

350MHz. The low cycle-cycle jitter and broad frequency range

of the 84314 make it an ideal clock generator for a variety of

demanding applications which require high performance.

EATURES

•

Fully integrated PLL

•

4 differential 3.3V or 2.5V LVPECL outputs

•

Selectable crystal oscillator interface

or LVCMOS TEST_CLK input

•

Output frequency range: 62.5MHz to 350MHz

•

VCO range: 250MHz to 700MHz

•

Parallel interface for programming counter

and output dividers during power-up

•

Serial 3 wire interface

•

Cycle-to-cycle jitter: 23ps (typical)

•

Output skew: 16ps (typical)

•

Output duty cycle: 49% < odc < 51%, fout

≤

125MHz

•

Full 3.3V or mixed 3.3V core, 2.5V operating supply

•

0°C to 85°C ambient operating temperature

•

Lead-Free package available

LOCK

IAGRAM

SSIGNMENT

32-Lead LQFP

7mm x 7mm x 1.4mm package body

Y Package

Top View

Revision C

January 8, 2016

84314AYLF Related Products

	84314AYLF
Description	Clock Synthesizer / Jitter Cleaner 4 LVPECL OUT SYNTHESIZER
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32
Contacts	32
Manufacturer packaging code	PRG32
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	S-PQFP-G32
JESD-609 code	e3
length	7 mm
Humidity sensitivity level	3
Number of terminals	32
Maximum operating temperature	85 °C
Maximum output clock frequency	350 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Master clock/crystal nominal frequency	40 MHz
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum slew rate	150 mA
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Recommended Resources

Crystal oscillator 80mW FM transmitter production circuit diagram

Tunable filter circuit

Recording position detection circuit diagram

No temperature sensor, DC power supply linear charger circuit diagram

Basic usage circuit diagram of LT1074

Frequency-selective voice-controlled music socket circuit using LK001

EEWORLD University ---- Design of Low Distortion Operational Amplifier (2): Design of Low Distortion Operational Amplifier (2) : https://training.eeworld.com.cn/course/3711...; hi5 Analog electronics

430 and DC servo motor: I want to use MSP430F5438 to control a DC servo motor (the model has not been determined yet). I don't know if I can control it directly with 430, or do I need to put a control chip between the two to...; zzbaizhi Microcontroller MCU

The meaning of "beat": Hitting one beat = sample ... or delaying one cycle.Hitting multiple beats means delaying multiple cycles.It depends on the design needs....; eeleader FPGA/CPLD

PADS Modify shortcut keys by yourself: The pads shortcut keys are placed in the directory. You can define and modify the shortcut keys in PDF. The compressed package is made by me. The pads shortcut keys are placed in the installation dire...; makey PCB Design

What problems may arise in such a program on embedded devices and how should it be improved?: viod main() { char str[1024]; .... return; } What problems may occur in such a program on embedded devices? How should it be improved? Interview question: Small stack, stack overflow problem?...; kkktemp Embedded System

Regarding the bit width of memory particles...: We all know that the data in a memory particle needs to be accessed through ROW (row) and COL (column), so what determines the bit width of the particle? Is it determined by COL?...; jinbibo Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components