EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5913A506NLGI

Description
Clock Generators & Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size467KB,37 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5P49V5913A506NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5913A506NLGI - - View Buy Now

5P49V5913A506NLGI Overview

Clock Generators & Support Products VersaClock 5 LP Program CLK

5P49V5913A506NLGI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V5913
DATASHEET
Description
The 5P49V5913 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to two independent output frequencies
High performance, low phase noise PLL, < 0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Two fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Two universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os: LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDA
NC
NC
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
EPAD
GND
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
5P49V5913 MARCH 3, 2017
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
4 × 4 mm 24-VFQFPN package
-40° to +85°C industrial temperature operation
©2017 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
NC
Can you determine the efficiency of an LDO? -- TI power supply test questions
One of the questions is as follows:Is this question missing an input voltage condition in order to calculate its efficiency?...
dontium Analogue and Mixed Signal
[EEWORLD Special] Take you to the 2016 Renesas Electronics Global Developer Conference
[font=微软雅黑][size=4]Whether you have been to the 2016 Renesas Electronics Global Developers Conference or not, [/size][/font][font=微软雅黑][size=4] [/size][/font] [font=微软雅黑][size=4][url=https://www.eewor...
nmg Renesas Electronics MCUs
How to convert digital signal into analog signal
[i=s] This post was last edited by okhxyyo on 2015-7-29 11:07 [/i] Help~ I want to know how digital signals are converted into analog signals. Can anyone give me a detailed introduction? I searched th...
okhxyyo Analog electronics
What are the requirements for the Hall switch of magnetic Bluetooth headset?
With the successive launch of Kugou M1 Bluetooth headset and Kuwo K1 Bluetooth headset, they have won the love of many headset fans with their novel magnetic control function, beautiful appearance and...
hall控 Mobile and portable
Reading of "Operational Amplifier Noise Optimization Handbook" [Ⅳ] Software Simulation Analysis
[i=s]This post was last edited by dontium on 2015-1-23 11:22[/i][size=5]The knowledge in Chapters 2 and 3 must be mastered. I calculated it manually a few times and got a rough idea in my mind. Of cou...
zca123 Analogue and Mixed Signal
pyboard now provides 5 versions of firmware
[size=14px]On MicroPython's official website, pyboard has started to provide 5 versions of firmware, which are distributed as follows: [/size] [list] [*]standard, standard version, which is also the v...
dcexpert MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2403  1026  289  2344  2693  49  21  6  48  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号