5SGXEA7N3F40C2NES datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> 5SGXEA7N3F40C2NES

5SGXEA7N3F40C2NES: DescriptionFPGA - Field Programmable Gate Array FPGA - Stratix V GX 2560 LABs 600 IOs; Categorysemiconductor Programmable logic devices; File Size812KB，23 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric View All

5SGXEA7N3F40C2NES Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXEA7N3F40C2NES	-	-	View	Buy Now

5SGXEA7N3F40C2NES Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 2560 LABs 600 IOs

5SGXEA7N3F40C2NES Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Intel
Product Category	FPGA - Field Programmable Gate Array
Shipping Restrictions	This product may require additional documentation to export from the United States.
RoHS	Details
Product	Stratix V GX
Number of Logic Elements	622000
Number of Logic Array Blocks - LABs	234720
Number of I/Os	600 I/O
Operating Supply Voltage	850 mV
Minimum Operating Temperature	0 C
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1517
Packaging	Tray
Data Rate	14.1 Gb/s
Embedded Block RAM - EBR	7.16 Mbit
Moisture Sensitive	Yes
Number of Transceivers	48 Transceiver
Factory Pack Quantity	1
Total Memory	57.16 Mbit

Preview

Download Datasheet

View All

2015.10.01

Stratix V Device Overview

Send Feedback

SV51001

Altera’s 28-nm Stratix

V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual

property (IP) blocks.

With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-

risk, low-cost path to HardCopy

V ASICs.

Related Information

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications

that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐

tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and

GX channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for

high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,

and traffic management found in wireline, military communications, and network test equipment

markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18

or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps

data rate capability. These transceivers also support backplane and optical interface applications. These

devices are optimized for transceiver-based DSP-centric applications found in wireline, military,

broadcast, and high-performance computing markets.

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Flashing light making circuit diagram

Interface circuit between thyristor and operational amplifier

Transistor type water level automatic control circuit 3 (fill-in type) b

One control two constant pressure water supply frequency conversion speed control circuit b

SX-6 human body sensor switch block diagram and circuit schematic diagram

Telephone schematic diagram 09

Seven essential conditions for starting a business - do you have them?: [size=3][font=宋体]For those who have devoted themselves to the business world, starting a business is a dream. But how easy is it to start a business? Relevant experts have summarized the seven necessa...; tecfighter Talking about work

Learn Verilog and come and have a look: I just started learning Verilog, I hope you guys can give me some pointers and share some good information with me....; 很坏 FPGA/CPLD

The history of the development of voltage-stabilized power supply: The history of the development of voltage stabilized power supply can be traced back to the 19th century. When Edison invented the electric light, he had considered the voltage stabilizer. By the begi...; 尘海月 Analog electronics

ARM-Linux driver--DM9000 network card driver analysis (Part 3): ARM-Linux driver--DM9000 network card driver analysis (three) Hardware platform: FL2440 (s3c2440) Kernel version: 2.6.35 Host platform: Ubuntu11.04 Kernel version: 2.6.39 Cross compiler: arm-linuc-gcc...; genefang Linux and Android

Why do many domestic chip information require signing an NDA before obtaining it?: I have recently come into contact with some domestic chip manufacturers. Many of them have to sign NDA (non-disclosure agreement) to buy development boards and obtain information. Some of them need to...; littleshrimp Domestic Chip Exchange

How to use custom fifo in quartusII: How to use custom fifo in quartusII? It's the first time to use it. I don't know how to control full, almost_full, empty, empty_full, prog_full, prog_empty.And the levels when they are effective, plea...; hxing FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components