EEWORLDEEWORLDEEWORLD

Part Number

Search

AT78C5090

Description
2-CHANNEL SERIAL ATA PHY
File Size117KB,3 Pages
ManufacturerAtmel (Microchip)
Download Datasheet View All

AT78C5090 Overview

2-CHANNEL SERIAL ATA PHY

Features
1.5 Gbps Bi-directional Transceiver
– Compliant with Serial ATA Gen1 Revision 1.0a Specification
Low Power Operation
– 75 mW per Channel Nominal
Key Blocks Include
– Integrated OOB Processor
– K28.5 COMMA Detection
– Digital Clock and Data Recovery (CDR) with Digital Equalization
– Spread Spectrum Clocking
– Optional 8B/10B Encoder and Decoder
Parallel I/O
– Synchronous 8-bit/10-bit Parallel Interface @ 150 MHz
Serial I/0
– Programmable Pre-emphasis
– Programmable Swing Control
– Passive Equalization in Receive Input Buffer
– Support for Spread Spectrum Clocking
– Integrated 100Ω Matched Differential Termination
– AC and DC Coupling Support
Test Features
– Far-end and Near-end Loopback Support
– At Speed BIST
– Scan Test of Physical Coding Sub-layer (PCS)
2-channel
Serial ATA PHY
AT78C5090
Summary
Overview
The AT78C5090 is a 2-channel SATA PHY supporting Gen 1 speeds of 1.5 Gbps. The
IP has been designed based on the requirements stated in the Serial ATA Standard,
Rev 1.0a, Jan 2003.
On the transmit path, parallel data is registered, passed through a transmit FIFO to
compensate for phase differences between the link and PHY clocks, 8B/10B encoded
and then passed out via a high speed serializer using a spread spectrum clock. Built-
in flexibility permits bypassing the encoding block in addition to optionally disabling the
spread spectrum clocking. The user can control the transmit buffer output swing and
pre-emphasis levels via direct input signals.
On the receive path, the AT78C5090 performs the serial-to-parallel conversion, using
a high bandwidth clock and data recovery (CDR) block. The recovered data is then
passed through a comma alignment block and an optional 8B/10B decode block
before being passed to the phyCtrl layer via a parallel interface. This interface is syn-
chronous to the recovered clock.
The PHY core has an out of band (OOB) processor. As specified by the Serial ATA
standard, three out of band (OOB) signals are used/detected by the PHY, namely
COMRESET, COMINIT, and COMWAKE. Each of these signals are indicated by a
number of bursts of four ALIGN primitives followed by defined idle periods during
which the differential voltage on the serial line is null. OOB signals are observed by
detecting the temporal spacing between adjacent bursts of activity.
Test functions including BIST, scan, parallel and serial loopback modes are configured
and controlled by the use of direct input signals. Similarly, error/status bits are indi-
cated through direct output signals such as bistErr.
3526AS–NETST–10/04
Note: This is a summary document. A complete document
is available under NDA. For more information, please con-
tact your local Atmel sales office.

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2144  2589  1095  1056  2866  44  53  23  22  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号