530SC866M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530SC866M000DG

530SC866M000DG: DescriptionLVDS Output Clock Oscillator, 866MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC866M000DG Overview

LVDS Output Clock Oscillator, 866MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC866M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	866 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fire pump (dual use and one standby) soft starter control circuit a

Induction motor control circuit

Advertising light self-lighting and self-turning off controller circuit

Analog karaoke 0K accompaniment amplifier circuit

Computer motherboard circuit diagram 820 2_25

Temperature sensor current transmission circuit

What software is best for circuit and PCB simulation?: I am going to learn the wiring and simulation of PCB high-speed boards, but I have encountered many problems. Maybe you can help me. What simulation software is the best for simulating schematics and ...; waterwj1984 PCB Design

[National Technology N32G457 Review] UART-DMA indefinite length packet loss test: Purpose: Test the receiving and sending stability of the development board serial port at various baud rates Evaluation environment: 1. Development board: National Technology N32G457XVL-STB V1.12. USB...; lugl4313820 Domestic Chip Exchange

Ask arm to learn: I just started learning ARM. Can you share some experience? Thank you! For example, is IAR or ADS a better development environment? I think ADS is too complicated. I started with ARM7TDMI. Are assembl...; 稻香丰年 ARM Technology

Basic LED light display problem: #includereg52.h #includeintrins.h #define uchar unsigned char uchar aa,num; void main() { TMOD=0x01; TH0=(65536-50000)/256; TL0=(65536-50000)%256; EA=1; ET0=1; TR0=1; while(aa3) { if(num%6==0){if(num/...; lkillertel 51mcu

Problems in SNMP development: I have transplanted ucd-snmp to the switch. Now I can view most of the information through mib-browser on the PC, but I encounter the following two problems: 1. The trap reciever on the PC cannot rece...; liyanfang39 Embedded System

TCPMP interface solution: How can I modify the TCPMP interface to make it beautiful? Can anyone give me some advice? If you have any solution, please send me a private message at QQ: 251078251 or MSN: kingdy-huang@hotmail.com...; fangyu_99 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components