EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9578301VCC

Description
XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDIP14
Categorylogic   
File Size215KB,6 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Download Datasheet Parametric Compare View All

5962R9578301VCC Overview

XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDIP14

5962R9578301VCC Parametric

Parameter NameAttribute value
MakerHarris
package instruction,
Reach Compliance Codeunknown
Is SamacsysN
Other featuresRADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY
seriesHC/UH
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Load capacitance (CL)50 pF
Logic integrated circuit typeXOR GATE
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)20 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal locationDUAL
total dose100k Rad(Si) V
Base Number Matches1

5962R9578301VCC Related Products

5962R9578301VCC 5962R9578301VXX 5962R9578301VXC 5962R9578301VCX HCS86DMSH HCS86KMSH
Description XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDIP14 XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDFP14 XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDFP14 XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDIP14 XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDIP14 XOR Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDFP14
Reach Compliance Code unknown unknown unknown unknown unknown unknown
Other features RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHONOLOGY
series HC/UH HC/UH HC/UH HC/UH HC/UH HC/UH
JESD-30 code R-CDIP-T14 R-CDFP-F14 R-CDFP-F14 R-CDIP-T14 R-CDIP-T14 R-CDFP-F14
Logic integrated circuit type XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE
Number of functions 4 4 4 4 4 4
Number of entries 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE FLATPACK FLATPACK IN-LINE IN-LINE FLATPACK
propagation delay (tpd) 20 ns 20 ns 20 ns 20 ns 25 ns 25 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO YES YES NO NO YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal form THROUGH-HOLE FLAT FLAT THROUGH-HOLE THROUGH-HOLE FLAT
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
total dose 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V
JESD-609 code e4 - e4 - e0 e0
Load capacitance (CL) 50 pF - 50 pF - 50 pF 50 pF
Terminal surface GOLD - GOLD - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Base Number Matches 1 1 1 1 - -
PAC mainstream product PK
NI PAC System NI provides five PAC hardware platforms based on LabVIEW: The NI PAC architecture is composed of NI LabVIEW and five PAC hardware platforms plus a real-time operating system. LabVIEW not...
逍遥 Industrial Control Electronics
fPGA chip commonness consultation
Recently, I am planning to use EP4CE75F29C7N, an FPGA programming chip from ALTErA, in my project. However, I have inquired about the price of various agents, but they generally say that the price of ...
eeleader FPGA/CPLD
Red spider lily
Today, a friend's signature on MSN space is as follows: "There is a kind of flower, beyond the three realms, not in the five elements, born on the other side of the weak water, without stems and leave...
zcgzanne Talking
NdisAllocateMemoryWithTag When CURRENT_IRQL: 2, a blue screen still appears! Experts please see!
I am calling NdisAllocateMemoryWithTag in a function to apply for memory! But the following error still occurs! DRIVER_CORRUPTED_EXPOOL (c5) An attempt was made to access a pageable (or completely inv...
songfgd Embedded System
"Identification and Authentication System Based on Face and Fingerprint" project document code and video.rar
"Identification and Authentication System Based on Face and Fingerprint" project document code and video.rar...
adamite PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 208  660  28  547  1083  5  14  1  11  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号