8N4Q001LG-1031CDI datasheet, PDF

Datasheet> All Categories > Passive components> 8N4Q001LG-1031CDI

8N4Q001LG-1031CDI: DescriptionProgrammable Oscillators PROGRAMMABLE 5X7 OSCILLATOR; CategoryPassive components; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

8N4Q001LG-1031CDI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001LG-1031CDI	-	-	View	Buy Now

8N4Q001LG-1031CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4Q001LG-1031CDI Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology)
Product Category	Programmable Oscillators
RoHS	N
Product	XO
Package / Case	7 mm x 5 mm
Length	7 mm
Width	5 mm
Height	1.55 mm
Packaging	Tube
Factory Pack Quantity	364
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Current expansion circuit with external transistor and external PNP switch tube circuit diagram

Precision absolute value circuitry with wide dynamic range

Laboratory power control circuit

555 optical fiber connected audio circuit

Computer motherboard circuit diagram 810 2_22

Debug interface: I have three Stellaris development boards on hand, namely LM3S9B92, LM3S1968 and LM3S811 (there are two pieces of 811==). 1968 was bought with my own money, 9B92 was given as a gift from the original ...; marksct Microcontroller MCU

Confused by poor real-time performance of naked programs?: Since yesterday, I have been reading the book "Teaching You to Learn UCOSII Step by Step" provided by this forum. It talks about the "foreground and background program situation" (i.e. the situation o...; sxy4517 Real-time operating system RTOS

Help with multi-channel related clock generator: Multi-channel related clock generator Task description Generate 4~6 different clock output frequencies up to 1GHz Output frequency can be set programmably, and the phase between multiple clocks has re...; eeleader FPGA/CPLD

Want to learn USB protocol: I want to learn USB protocol, is there any development board and information?...; why_92 MCU

Please give me a design plan for automatic parking probe that can detect 5M: [i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i]Please give me a design plan for an automatic parking sensor that can detect 5M!...; sonbizy Electronics Design Contest

SOS: Dear experts:I have two problems now, please help me urgently: 1. After I enter the interrupt service program using the I/O port falling edge interrupt trigger mode, I need to change the trigger mode ...; longxin Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components