5P49V5901A694NLGI8 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 5P49V5901A694NLGI8

5P49V5901A694NLGI8: DescriptionClock Generators & Support Products Prog CLK Gen OTP 4Config 0.7ps 350MHz; Categorysemiconductor Analog mixed-signal IC; File Size437KB，37 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

5P49V5901A694NLGI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5P49V5901A694NLGI8	-	-	View	Buy Now

5P49V5901A694NLGI8 Overview

Clock Generators & Support Products Prog CLK Gen OTP 4Config 0.7ps 350MHz

5P49V5901A694NLGI8 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology)
Product Category	Clock Generators & Support Products
RoHS	Details
Packaging	Cut Tape
Packaging	Reel
Factory Pack Quantity	2500

Preview

Download Datasheet

View All

Programmable Clock Generator

5P49V5901

DATASHEET

Description

The 5P49V5901 is a programmable clock generator intended

for high performance consumer, networking, industrial,

computing, and data-communications applications.

Configurations may be stored in on-chip One-Time

Programmable (OTP) memory or changed using I

interface. This is IDTs fifth generation of programmable clock

technology (VersaClock

5).

The frequencies are generated from a single reference clock.

The reference clock can come from one of the two redundant

clock inputs. A glitchless manual switchover function allows

one of the redundant clocks to be selected during normal

operation.

Two select pins allow up to 4 different configurations to be

programmed and accessible using processor GPIOs or

bootstrapping. The different selections may be used for

different operating modes (full function, partial function, partial

power-down), regional standards (US, Japan, Europe) or

system production margin testing.

The device may be configured to use one of two I

addresses to allow multiple devices to be used in a system.

Features

•

Generates up to four independent output frequencies

•

High performance, low phase noise PLL, <0.7 ps RMS

typical phase jitter on outputs:

– PCIe Gen1, 2, 3 compliant clock capability

– USB 3.0 compliant clock capability

– 1 GbE and 10 GbE

•

Four fractional output dividers (FODs)

•

Independent Spread Spectrum capability on each output

pair

•

Four banks of internal non-volatile in-system

programmable or factory programmable OTP memory

•

C serial programming interface

•

One reference LVCMOS output clock

•

Four universal output pairs:

– Each configurable as one differential output pair or two

LVCMOS outputs

I/O Standards:

– Single-ended I/Os: 1.8V to 3.3V LVCMOS

– Differential I/Os - LVPECL, LVDS and HCSL

•

Pin Assignment

OUT0_SEL_I2CB

•

Input frequency ranges:

– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to

200MHz

– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,

CLKINB) – 1MHz to 350MHz

– Crystal frequency range: 8MHz to 40MHz

OUT1B

DDO

OUT1

DDD

•

Output frequency ranges:

DDO

OUT2

OUT2B

DDO

OUT3

OUT3B

CLKIN

CLKINB

XOUT

XIN/REF

DDA

CLKSEL

24 23 22 21 20 19

– LVCMOS Clock Outputs – 1MHz to 200MHz

– LVDS, LVPECL, HCSL Differential Clock Outputs –

1MHz to 350MHz

EPAD

•

Individually selectable output voltage (1.8V, 2.5V, 3.3V) for

each output pair

10 11 12

24-pin VFQFPN

•

Redundant clock inputs with manual switchover

Programmable loop bandwidth

Programmable output to output skew

Programmable slew rate control

Programmable crystal load capacitance

Individual output enable/disable

Power-down mode

1.8V, 2.5V or 3.3V core V

DDD

, V

DDA

Available in 24-pin VFQFPN 4mm x 4mm package

-40° to +85°C industrial temperature operation

SEL1/SDA

SEL0/SCL

SD/OE

DDO

OUT4

5P49V5901 MARCH 3, 2017

OUT4B

Recommended Resources

Application circuit diagram of LT1129-3.3

Simple refrigerator protector circuit

CAN interface circuit diagram

gate pulse oscillator

Manual automatic Y-△ step-down starting circuit

(Classic) Motorola L7 mobile phone schematic 7/7 (End)

HDL Design Experience Exchange: 1. Don't just type the code, pay attention to the circuit hierarchy described by the code, and complete the design at the RTL level. 2. Analyze the circuit design requirements, seek characteristics to...; Leo417love FPGA/CPLD

"Operational Amplifier Parameter Analysis and LTspice Application Simulation" Reading Notes 1 - Details Determine Success or Failure: During the holidays, I received the book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" from EEWorld. According to my reading habits, I first skimmed through it and then...; gmchen Analog electronics

Application of neuro-fuzzy control in temperature compensation of SAW pressure sensor: Surface acoustic wave (SAW) technology is one of the emerging hot research topics. There have been reports on temperature, pressure, acceleration and other sensors at home and abroad. SAW pressure sen...; medicalworld Medical Electronics

Please help me figure out what this sentence means.: Please help me figure out what this sentence means....; 沉默胜过白金 Microcontroller MCU

Dynamic display of verilog12864: Is there any kindhearted person who has used Verilog to program 12864 to dynamically display Chinese characters and letters? I made a frequency meter and want to display it dynamically on the LCD~~~~ ...; 875776347 FPGA/CPLD

Help! ! Please help me find out the small problems encountered when using LM358 op amp as comparator: [backcolor=rgb(239, 245, 249)] I use LM358 op amp as comparator. The positive input terminal outputs 1v stably, and the negative input terminal inputs a voltage greater than 1 or less than 1V to compa...; libobozyy Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components