5SGXEABN2F45I2L datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5SGXEABN2F45I2L

5SGXEABN2F45I2L: DescriptionFPGA - Field Programmable Gate Array FPGA - Stratix V GX 2640 LABS 840 IOs; CategoryProgrammable logic devices Programmable logic; File Size812KB，23 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric View All

5SGXEABN2F45I2L Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXEABN2F45I2L	-	-	View	Buy Now

5SGXEABN2F45I2L Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 2640 LABS 840 IOs

5SGXEABN2F45I2L Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
package instruction	BGA, BGA1932,44X44,40
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B1932
length	45 mm
Configurable number of logic blocks	35920
Number of entries	840
Number of logical units	952000
Output times	840
Number of terminals	1932
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
organize	35920 CLBS
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1932,44X44,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	3.9 mm
Maximum supply voltage	0.88 V
Minimum supply voltage	0.82 V
Nominal supply voltage	0.85 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	45 mm

Preview

Download Datasheet

View All

2015.10.01

Stratix V Device Overview

Send Feedback

SV51001

Altera’s 28-nm Stratix

V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual

property (IP) blocks.

With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-

risk, low-cost path to HardCopy

V ASICs.

Related Information

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications

that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐

tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and

GX channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for

high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,

and traffic management found in wireline, military communications, and network test equipment

markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18

or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps

data rate capability. These transceivers also support backplane and optical interface applications. These

devices are optimized for transceiver-based DSP-centric applications found in wireline, military,

broadcast, and high-performance computing markets.

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

SHD106 type two feed water pumps, one in use and one in standby, automatically rotate and start at full pressure, and the standby pump current controls the self-throwing (pool) circuit b

Power amplifier circuit composed of TM2001A

phase indicator

Homemade AA battery charger circuit

Pressure sensor remote interface circuit

50w DC voltage converter using SIPMOS power transistors and integrated circuits

Application of a variable parameter PID controller in the servo system of a casting robot: Based on the traditional variable parameter PID control algorithm, this paper proposes a relay type variable parameter PID controller to address its shortcomings. Combined with the decoupling model of...; frozenviolet Robotics Development

KEIL UVSION 3 full version: Dear friends, I am using the microcontroller KEIL UVSION programming software, but the software has a 2K code limit. Can you help me find a way to get the full version?...; bydlxm MCU

Help: Circuit diagram of aquarium intelligent controller: [i=s] This post was last edited by paulhyde on 2014-9-15 09:41 [/i] Help: Does anyone have the circuit diagram of the aquarium smart controller? Please help me. Please post it here. Thank you!!!...; Sappy Electronics Design Contest

Demolition of YOKOGAWA antique machine AX106-1-3 (multiple photos): I recently bought an antique toy on a certain website. After I turned it on and tried it for a while, I found that one of the buttons was not working and the machine was dusty, so I dismantled it deci...; elvike Making friends through disassembly

Storage Test: AS SSD Benchmark: AS SSD Benchmark is a tool for testing the transfer speed of SSD solid state drives. This software can measure the performance of SSD continuous reading and writing, so that you can evaluate the trans...; 白丁 Integrated technical exchanges

Recommended post-production program upgrade tools for products made with Altera's CPLD: I would like to ask you experts: Our company has made a product, and one of the chips in it is Altera's CPLD. The functions implemented by the CPLD are very simple. Recently, new requirements have bee...; wangjianf5 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components