EEWORLDEEWORLDEEWORLD

Part Number

Search

74AUP1G3208GM,132

Description
Logic Gates 1.8V 1G LO-PWR
Categorylogic    logic   
File Size237KB,22 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74AUP1G3208GM,132 Overview

Logic Gates 1.8V 1G LO-PWR

74AUP1G3208GM,132 Parametric

Parameter NameAttribute value
Brand NameNXP Semiconductor
Is it Rohs certified?conform to
Parts packaging codeSON
package instruction1 X 1.45 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT-886, SON-6
Contacts6
Manufacturer packaging codeSOT886
Reach Compliance Codecompliant
seriesAUP/ULP/V
JESD-30 codeR-PDSO-N6
JESD-609 codee3
length1.45 mm
Load capacitance (CL)30 pF
Logic integrated circuit typeOR-AND GATE
MaximumI(ol)0.0017 A
Humidity sensitivity level1
Number of functions1
Number of entries3
Number of terminals6
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeVSON
Encapsulate equivalent codeSOLCC6,.04,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, VERY THIN PROFILE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply1.2/3.3 V
Prop。Delay @ Nom-Sup20.1 ns
propagation delay (tpd)20.1 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height0.5 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)0.8 V
Nominal supply voltage (Vsup)1.1 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceTin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width1 mm
Base Number Matches1
74AUP1G3208
Rev. 7 — 7 March 2017
Low-power 3-input OR-AND gate
Product data sheet
1
General description
The 74AUP1G3208 provides the Boolean function: Y = (A + B) × C. The user can choose
the logic functions OR, AND and OR-AND. All inputs can be connected to V
CC
or GND.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire V
CC
range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
V
CC
range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing the damaging backflow current through the
device when it is powered down.
2
Features and benefits
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F Class 3A exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Low static power consumption; I
CC
= 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
CC
I
OFF
circuitry provides partial Power-down mode operation
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C

74AUP1G3208GM,132 Related Products

74AUP1G3208GM,132 74AUP1G3208GM,115
Description Logic Gates 1.8V 1G LO-PWR Logic Gates 1.8V SINGLE SCHMITT
Brand Name NXP Semiconductor NXP Semiconductor
Is it Rohs certified? conform to conform to
Parts packaging code SON SON
package instruction 1 X 1.45 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT-886, SON-6 1 X 1.45 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT-886, SON-6
Contacts 6 6
Manufacturer packaging code SOT886 SOT886
Reach Compliance Code compliant compliant
series AUP/ULP/V AUP/ULP/V
JESD-30 code R-PDSO-N6 R-PDSO-N6
JESD-609 code e3 e3
length 1.45 mm 1.45 mm
Load capacitance (CL) 30 pF 30 pF
Logic integrated circuit type OR-AND GATE OR-AND GATE
MaximumI(ol) 0.0017 A 0.0017 A
Humidity sensitivity level 1 1
Number of functions 1 1
Number of entries 3 3
Number of terminals 6 6
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code VSON VSON
Encapsulate equivalent code SOLCC6,.04,20 SOLCC6,.04,20
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE
method of packing TAPE AND REEL TAPE AND REEL
Peak Reflow Temperature (Celsius) 260 260
power supply 1.2/3.3 V 1.2/3.3 V
Prop。Delay @ Nom-Sup 20.1 ns 20.1 ns
propagation delay (tpd) 20.1 ns 20.1 ns
Certification status Not Qualified Not Qualified
Schmitt trigger NO NO
Maximum seat height 0.5 mm 0.5 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V
Minimum supply voltage (Vsup) 0.8 V 0.8 V
Nominal supply voltage (Vsup) 1.1 V 1.1 V
surface mount YES YES
technology CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE
Terminal surface Tin (Sn) Tin (Sn)
Terminal form NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 30 30
width 1 mm 1 mm
Base Number Matches 1 1
Petit FatFs transplanted on MSP430, for those who need it
[It is recommended that you first understand how to read and write SD cards using MSP430 without a file system when learning SD cards]Petit FatFs is a simplified version of FatFs, designed for microco...
cc1989summer Microcontroller MCU
I have a question in 5969 programming and would like to ask you
When configuring FRAM in programming FR5969, I encountered the following problem: FRCTL0 = FWPW | NACCESS_5; This command can make the microcontroller work normally, but FRCTL0 |= FWPW + NACCESS_5; ca...
SSDm430 Microcontroller MCU
EEWORLD University Hall----F7-Elderly Emergency Call System Demonstration
F7- Elderly emergency call system demonstration : https://training.eeworld.com.cn/course/3526...
arthasarthas MCU
A company needs to recruit mobile embedded developers, is there anyone interested?
RT, the company is located in Nanjing, a multinational mobile phone R&D center, salary is negotiable. If you are interested, please send your resume to bomc_hr08@126.com or contact us on the site....
wodi520 Embedded System
[Design Tools] How Xilinx 7 Series FPGAs use advanced processes to significantly reduce power consumption
This white paper discusses several issues related to Xilinx 28nm 7 series FPGA power consumption, explains in detail TSMC 28nm High K Metal Gate Process Technology (HKMG), high-performance and low-pow...
GONGHCU FPGA/CPLD
Intelligent LED lighting solution based on sensor and MCU
Light-emitting diodes (LEDs) have moved from being the dominant choice for electronic device indicators to being the primary focus for making lighting more energy efficient. The ability to efficiently...
fish001 Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 247  2688  633  1920  1864  5  55  13  39  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号