EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGSMD5K2F40C2LN

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GS 2014 LABS 696 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size812KB,23 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Environmental Compliance
Download Datasheet Parametric View All

5SGSMD5K2F40C2LN Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGSMD5K2F40C2LN - - View Buy Now

5SGSMD5K2F40C2LN Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GS 2014 LABS 696 IOs

5SGSMD5K2F40C2LN Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionFBGA-1517
Reach Compliance Codecompliant
JESD-30 codeS-PBGA-B1517
length40 mm
Configurable number of logic blocks17260
Number of entries696
Number of logical units457000
Output times696
Number of terminals1517
Maximum operating temperature85 °C
Minimum operating temperature
organize17260 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1517,39X39,40
Package shapeSQUARE
Package formGRID ARRAY
power supply0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum supply voltage0.88 V
Minimum supply voltage0.82 V
Nominal supply voltage0.85 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width40 mm
Base Number Matches1
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
[New version of Zhongke Bluexun AB32VG1 RISC-V development board] - 3: Default Blink, strange reaction.
[i=s]This post was last edited by MianQi on 2021-8-12 09:44[/i]Default code in a new project in "RT-Thread Studio": #include rtthread.h #include "board.h"int main(void) {uint8_t pin = rt_pin_get("PE.1...
MianQi Domestic Chip Exchange
Urgent!!!!!!!!!!! ISP cannot read ID
I have a Zhou Ligong 2132 arm7 board. Today I am doing a GPIO output experiment - single-channel LCD control. I am using LPC2000 Flash Utility 2.2.1 (philips), but I cannot read the ID. What is going ...
qianrj Embedded System
PYPL programming language popularity ranking in December 2019
Rank Change Language Share Trend1Python 29.71 % +4.1 %2Java 19.29 % -2.2 %3Javascript 8.33 % +0.0 %4C# 7.27 % -0.4 %5PHP 6.32 % -1.0 %6C/C++ 6.0 % -0.3 %7R 3.79 % -0.2 %8Objective-C 2.61 % -0.6 %9Swif...
dcexpert MicroPython Open Source section
LCD display occasionally deviates
2440 board, generally the display is normal after power on, but occasionally after power on, the display will shift upward or downward by about 20-50 lines. Our products have to go through high temper...
vinge ARM Technology
Why after adding the math header file to the program, the program still cannot recognize the library functions inside, such as sinf. Urgent....
I am a novice and have not been in contact with VxWorks for a long time. I have no problem compiling in the Tornado development environment. But when I download it to DSP, it reports an error saying t...
yuxianxian Embedded System
Help,
I want to design a high-resolution A/D converter and use ad650 to make a voltage-frequency conversion circuit. However, the output waveform is particularly unstable due to welding or some other reason...
liudanwei DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1144  2543  487  226  2659  24  52  10  5  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号