71V3577S75BGGI8 datasheet, PDF

Datasheet> All Categories > storage> storage> 71V3577S75BGGI8

71V3577S75BGGI8: DescriptionSRAM 128Kx36 SYNC 3.3V FLOW-THROUGH SRAM; Categorystorage storage; File Size267KB，23 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

71V3577S75BGGI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	71V3577S75BGGI8	-	-	View	Buy Now

71V3577S75BGGI8 Overview

SRAM 128Kx36 SYNC 3.3V FLOW-THROUGH SRAM

71V3577S75BGGI8 Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	PBGA
package instruction	BGA,
Contacts	119
Manufacturer packaging code	BGG119
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	7.5 ns
JESD-30 code	R-PBGA-B119
JESD-609 code	e1
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

3.3V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

◆

IDT71V3577S

IDT71V3579S

IDT71V3577SA

IDT71V3579SA

Description

The IDT71V3577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to gen-

erate a self-timed write based upon a decision which can be left until the

end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V3577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

◆

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 6.5ns up to 133MHz clock frequency (TQFP package only)

Commercial and Industrial:

– 7.5ns up to 117MHz clock frequency

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V3579.

APRIL 2012

DSC-6450/1

6450tbl 01

Recommended Resources

Schematic diagram of motor full-wave energy consumption braking control circuit

Analysis of the effect of short circuit protection circuit on inverter

Single chip timing alarm

Negative 10V precision voltage reference circuit diagram

555 monostable circuit used as capacitance meter or resistance meter circuit

Detection circuit for single-junction transistor triggering ability

Recruiting part-time zigbee training instructors: The corporate training company provides training for company employees and is looking for part-time Zigbee teachers. Generally, the training is short-term, about three days, mainly on weekends. There ...; nobody133 Recruitment

Problem with the PCON register of 89c51: There are IDL bits, idle bits, and PD power-down bits. The power of the microcontroller is not high, right? When will the power saving mode be used? In the idle working mode, the oscillator is still w...; xl7926 Embedded System

About the webserver that comes with ce5: I want to transfer the main directory \www of the webserver to NandFlash. First, I modify servers.dat as follows: ; @CESYSGEN IF SERVERS_MODULES_HTTPD root:-Directory("\NandFlash\Windows"):-Directory(...; wenqiang Embedded System

I dare to post this thread. Please follow the thread if you have any questions about MSP430 and we can learn together.: I dare to post this thread. Please follow the thread if you have any questions about MSP430 and we can learn together....; lyzhangxiang Microcontroller MCU

TI MSP430 routines (including various modules) ~ Study carefully and you will be guaranteed to enter the industry!: [align=left] There are C programs and IAR suffixes, which can be viewed and used. For AD timers, [color=#0066cc]communication[/color], flash, etc., the original programs are carefully studied and you ...; 莫妮卡 Microcontroller MCU

I have a question about the association input method?: I am working on an input method for the wince platform. Now the pinyin input method has been implemented, but it can only input Chinese characters one by one. The code table is represented in hexadeci...; piaopiaole Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components