EEWORLDEEWORLDEEWORLD

Part Number

Search

APA150-FG144I

Description
FPGA - Field Programmable Gate Array ProASIC Plus
CategoryProgrammable logic devices    Programmable logic   
File Size5MB,178 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

APA150-FG144I Online Shopping

Suppliers Part Number Price MOQ In stock  
APA150-FG144I - - View Buy Now

APA150-FG144I Overview

FPGA - Field Programmable Gate Array ProASIC Plus

APA150-FG144I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instructionLBGA, BGA144,12X12,40
Reach Compliance Codenot_compliant
ECCN code3A001.A.7.A
maximum clock frequency180 MHz
JESD-30 codeS-PBGA-B144
JESD-609 codee0
length13 mm
Humidity sensitivity level3
Equivalent number of gates150000
Number of entries100
Number of logical units6144
Output times100
Number of terminals144
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize150000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA144,12X12,40
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)225
power supply2.5,2.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.55 mm
Maximum supply voltage2.7 V
Minimum supply voltage2.3 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width13 mm
v5.9
ProASIC
PLUS®
Flash Family FPGAs
High Performance Routing Hierarchy
Ultra-Fast Local and Long-Line Network
High-Speed Very Long-Line Network
High-Performance, Low Skew, Splittable Global Network
100% Routability and Utilization
®
Features and Benefits
High Capacity
Commercial and Industrial
75,000 to 1 Million System Gates
27 K to 198 Kbits of Two-Port SRAM
66 to 712 User I/Os
300, 000 to 1 Million System Gates
72 K to 198 Kbits of Two Port SRAM
158 to 712 User I/Os
0.22 µm 4 LM Flash-Based CMOS Process
Live At Power-Up (LAPU) Level 0 Support
Single-Chip Solution
No Configuration Device Required
Retains Programmed Design during Power-Down/Up Cycles
Mil/Aero Devices Operate over Full Military Temperature
Range
3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military
temperature)
Two Integrated PLLs
External System Performance up to 150 MHz
The Industry’s Most Effective Security Key (FlashLock
®
)
Low Impedance Flash Switches
Segmented Hierarchical Routing Structure
Small, Efficient, Configurable (Combinatorial or Sequential)
Logic Cells
APA075
75,000
3,072
27 k
12
2
2
4
24
158
Yes
Yes
100, 144
208
144
APA150
150,000
6,144
36k
16
2
2
4
32
242
Yes
Yes
100
208
456
144, 256
I/O
Schmitt-Trigger Option on Every Input
2.5 V / 3.3 V Support with Individually-Selectable Voltage
and Slew Rate
Bidirectional Global I/Os
Compliance with PCI Specification Revision 2.2
Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant
Pin-Compatible Packages across the ProASIC
PLUS
Family
PLL with Flexible Phase, Multiply/Divide, and Delay
Capabilities
Internal and/or External Dynamic PLL Configuration
Two LVPECL Differential Pairs for Clock or Data Inputs
Flexibility with Choice of Industry-Standard Front-End Tools
Efficient Design through Front-End Timing and Gate
Optimization
In-System Programming (ISP) via JTAG Port
SmartGen Netlist Generation Ensures Optimal Usage of
Embedded Memory Blocks
24 SRAM and FIFO Configurations with Synchronous and
Asynchronous Operation up to 150 MHz (typical)
Military
Reprogrammable Flash Technology
Unique Clock Conditioning Circuitry
Standard FPGA and ASIC Design Flow
Performance
ISP Support
Secure Programming
Low Power
SRAMs and FIFOs
Table 1 •
ProASIC
PLUS
Product Profile
Device
Maximum System Gates
Tiles (Registers)
Embedded RAM Bits (k=1,024 bits)
Embedded RAM Blocks (256x9)
LVPECL
PLL
Global Networks
Maximum Clocks
Maximum User I/Os
JTAG ISP
PCI
Package (by pin count)
TQFP
PQFP
PBGA
FBGA
CQFP
2
CCGA/LGA
2
Notes:
APA300
1
300,000
8,192
72 k
32
2
2
4
32
290
Yes
Yes
208
456
144, 256
208, 352
APA450
450,000
12,288
108 k
48
2
2
4
48
344
Yes
Yes
208
456
144, 256, 484
APA600
1
600,000
21,504
126 k
56
2
2
4
56
454
Yes
Yes
208
456
256, 484, 676
208, 352
624
APA750
750,000
32,768
144 k
64
2
2
4
64
562
Yes
Yes
208
456
676, 896
APA1000
1
1,000,000
56,320
198 k
88
2
2
4
88
712
Yes
Yes
208
456
896, 1152
208, 352
624
1. Available as Commercial/Industrial and Military/MIL-STD-883B devices.
2. These packages are available only for Military/MIL-STD-883B devices.
D e c e m b er 2 0 0 9
© 2009 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
Which IDE is more suitable for Python?
Last night I was going to download and install vscode, but there was no version for Win7. I looked at other IDEs and found that they were either paid or only had Win8 or Win10 versions....
UUC Programming Basics
Basic knowledge of viruses: teach you to know viruses!!!!
Basic knowledge of viruses: teach you to recognize viruses!!!! Many times, people have used anti-virus software to find out that their machines have been infected with viruses such as Backdoor. RmtBom...
open82977352 Talking
High voltage transmission and transformation line - image monitoring system
The specific introduction is as follows: 1. The principle of the high-voltage power line image monitoring system is to collect analog video signals from the CCD camera through a remote data image coll...
songbo Industrial Control Electronics
I need a high score for my graduation project, please help! ! ! ! ! ! !
I am a computer graduate student at school, my research direction: embedded systems. The experimental environment includes: arm7 and xscale development boards. I plan to work for an embedded company a...
bg8sck Embedded System
Newbie Questions
Does the program download of msp430f169 need to be burned through fet? It cannot be directly connected to cpu through serial port or parallel port...
gonglong Microcontroller MCU
Regarding the rate configuration issue of NFC point-to-point communication
The initialization rate is 424k. The rate before P2P communication needs to be configured to 106k. PN532 returns error code 01 timeout and 27, 23, and the configuration failed. I hope you can give a s...
那是我的最爱 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1635  2242  1410  2234  733  33  46  29  45  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号