MR16R1622DF0 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > MR16R1622DF0

Preview

MR16R1622DF0: DescriptionKey Timing Parameters; File Size443KB，16 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Compare View All

MR16R1622DF0 Overview

Key Timing Parameters

Preview

Download Datasheet

View All

MR16R1622(4/8/G)DF0

MR18R1622(4/8/G)DF0

Change History

Version 1.0 (July 2002)

* First copy.

* Based on the 1.4 ver. (July 2002) 256/288Mbit A-die RIMM



Module Datasheet

Page 0

Version 1.0 July 2002

MR16R1622(4/8/G)DF0

MR18R1622(4/8/G)DF0

(16Mx16)*2(4/8/16)pcs RIMM



Module based on 256Mb D-die, 32s banks,16K/32ms Ref, 2.5V

(16Mx18)*2(4/8/16)pcs RIMM



Module based on 288Mb D-die, 32s banks,16K/32ms Ref, 2.5V

Overview

The RIMM



module is a general purpose high- performance

memory module suitable for use in a broad range of applica-

tions including computer memory, personal computers,

workstations and other applications where high bandwidth

and low latency are required.

The RIMM module consists of 256/288Mb RDRAM



devices. These are extremely high-speed CMOS DRAMs

organized as 16M words by 16 or 18 bits. The use of

Rambus Signaling Level (RSL) technology permits up to

1066 MHz transfer rates while using conventional system

and board design technologies. RDRAM devices are capable

of sustained data transfers at 0.94 ns per two bytes (7.5ns per

16 bytes).

The RDRAM architecture enables the highest sustained

bandwidth for multiple, simultaneous, randomly addressed,

memory transactions. The separate control and data buses

with independent row and column control yield over 95%

bus efficiency. The RDRAM device's 32-bank architecture

supports up to four simultaneous transactions per device.

Key Timing Parameters/Part Numbers

The following table lists the frequency and latency bins

available for RIMM modules.

Table 1: Part Number by Freq. & Latency

Speed

Organization

Bin

RAC

I/O

(Row

Freq.

Access

(MHz)

Time) ns

1066

800

1066

800

1066

800

1066

800

32P

Part Number

-CT9

-CN9

32M x 16/18

-CM9

-CM8

-CK8

-CT9

-CN9

64M x 16/18

-CM9

-CM8

-CK8

-CT9

-CN9

128M x 16/18

-CM9

-CM8

-CK8

-CT9

-CN9

256M x 16/18

-CM9

-CM8

-CK8

MR16/18R1622DF0-CT9

MR16/18R1622DF0-CN9

MR16/18R1622DF0-CM9

MR16/18R1622DF0-CM8

MR16/18R1622DF0-CK8

MR16/18R1624DF0-CT9

MR16/18R1624DF0-CN9

MR16/18R1624DF0-CM9

MR16/18R1624DF0-CM8

MR16/18R1624DF0-CK8

MR16/18R1628DF0-CT9

MR16/18R1628DF0-CN9

MR16/18R1628DF0-CM9

MR16/18R1628DF0-CM8

MR16/18R1628DF0-CK8

MR16/18R162GDF0-CT9

MR16/18R162GDF0-CN9

MR16/18R162GDF0-CM9

MR16/18R162GDF0-CM8

MR16/18R162GDF0-CK8

Features

♦

High speed up to 1066 MHz RDRAM storage

♦

184 edge connector pads with 1mm pad spacing

♦

Module PCB size : 133.35mm x 31.75mm x 1.27mm

(5.25” x 1.25” x 0.05”) - 256Mb and 288Mb base PC800

RIMM Module

♦

Module PCB size : 133.35mm x 34.93mm x 1.27mm

(5.25” x 1.375” x 0.05”) - 256Mb and 288Mb base

PC1066 RIMM Module

♦

Each RDRAM device has 32 banks, for a total of 512, 256,

128, 64 banks on each 512/576MB, 256/288MB,

128/144MB, 64/72MB module respectively

♦

Gold plated edge connector pad contacts

♦

Serial Presence Detect(SPD) support

♦

Operates from a 2.5 volt supply (±5%)

♦

Powerdown self refresh modes

♦

Separate Row and Column buses for higher efficiency

♦

WBGA package (92 balls)

Form Factor

The RIMM modules are offered in 184-pad 1mm edge

connector pad pitch suitable for 184 contact RIMM connec-

tors. Figure 1 below, shows a sixteen device RIMM module.

Note: On double sided modules, RDRAM devices are also installed on bottom side of PCB.

Figure 1: RIMM Module shown with heat spreader removed

Page 1

Version 1.0 July 2002

MR16R1622(4/8/G)DF0

MR18R1622(4/8/G)DF0

Table 2: Module Pad Numbers and Signal Names

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

A20

A21

A22

A23

A24

A25

A26

A27

A28

A29

A30

A31

A32

A33

A34

A35

A36

A37

A38

A39

A40

A41

A42

A43

A44

A45

A46

Pin Name

Gnd

LDQA8

Gnd

LDQA6

Gnd

LDQA4

Gnd

LDQA2

Gnd

LDQA0

Gnd

LCTMN

Gnd

LCTM

Gnd

LROW1

Gnd

LCOL4

Gnd

LCOL2

Gnd

LCOL0

Gnd

LDQB1

Gnd

LDQB3

Gnd

LDQB5

Gnd

LDQB7

Gnd

LSCK

Vcmos

SOUT

Vcmos

Gnd

Vdd

B10

B11

B12

B13

B14

B15

B16

B17

B18

B19

B20

B21

B22

B23

B24

B25

B26

B27

B28

B29

B30

B31

B32

B33

B34

B35

B36

B37

B38

B39

B40

B41

B42

B43

B44

B45

B46

Pin Name

Gnd

LDQA7

Gnd

LDQA5

Gnd

LDQA3

Gnd

LDQA1

Gnd

LCFM

Gnd

LCFMN

Gnd

LROW2

Gnd

LROW0

Gnd

LCOL3

Gnd

LCOL1

Gnd

LDQB0

Gnd

LDQB2

Gnd

LDQB4

Gnd

LDQB6

Gnd

LDQB8

Gnd

LCMD

Vcmos

SIN

Vcmos

Gnd

Vdd

A47

A48

A49

A50

A51

A52

A53

A54

A55

A56

A57

A58

A59

A60

A61

A62

A63

A64

A65

A66

A67

A68

A69

A70

A71

A72

A73

A74

A75

A76

A77

A78

A79

A80

A81

A82

A83

A84

A85

A86

A87

A88

A89

A90

A91

A92

Pin Name

Vref

Gnd

SCL

Vdd

SDA

SVdd

SWP

Vdd

RSCK

Gnd

RDQB7

Gnd

RDQB5

Gnd

RDQB3

Gnd

RDQB1

Gnd

RCOL0

Gnd

RCOL2

Gnd

RCOL4

Gnd

RROW1

Gnd

RCTM

Gnd

RCTMN

Gnd

RDQA0

Gnd

RDQA2

Gnd

RDQA4

Gnd

RDQA6

Gnd

RDQA8

Gnd

B47

B48

B49

B50

B51

B52

B53

B54

B55

B56

B57

B58

B59

B60

B61

B62

B63

B64

B65

B66

B67

B68

B69

B70

B71

B72

B73

B74

B75

B76

B77

B78

B79

B80

B81

B82

B83

B84

B85

B86

B87

B88

B89

B90

B91

B92

Pin Name

Vref

Gnd

SA0

Vdd

SA1

SVdd

SA2

Vdd

RCMD

Gnd

RDQB8

Gnd

RDQB6

Gnd

RDQB4

Gnd

RDQB2

Gnd

RDQB0

Gnd

RCOL1

Gnd

RCOL3

Gnd

RROW0

Gnd

RROW2

Gnd

RCFMN

Gnd

RCFM

Gnd

RDQA1

Gnd

RDQA3

Gnd

RDQA5

Gnd

RDQA7

Gnd

Page 2

Version 1.0 July 2002

MR16R1622(4/8/G)DF0

MR18R1622(4/8/G)DF0

Table 3: Module Connector Pad Description

Signal

Pins

A1, A3, A5, A7, A9, A11, A13, A15,

A17, A19, A21, A23, A25, A27, A29,

A31, A33, A39, A52, A60, A62, A64,

A66, A68, A70, A72, A74, A76, A78,

A80, A82, A84, A86, A88, A90, A92,

B1, B3, B5, B7, B9, B11, B13, B15,

B17, B19, B21, B23, B25, B27, B29,

B31, B33, B39, B52, B60, B62, B64,

B66, B68, B70, B72, B74, B76, B78,

B80, B82, B84, B86, B88, B90, B92

B10

B12

B34

A20, B20, A22, B22, A24

A14

A12

RSL

CMOS

RSL

I/O

Type

Description

Gnd

Ground reference for RDRAM core and interface. 72 PCB

connector pads.

LCFM

LCFMN

LCMD

LCOL4..

LCOL0

LCTM

LCTMN

LDQA8..

LDQA0

LDQB8..

LDQB0

LROW2..

LROW0

LSCK

Clock from master. Interface clock used for receiving RSL

signals from the Channel. Positive polarity.

Clock from master. Interface clock used for receiving RSL

signals from the Channel. Negative polarity.

Serial Command used to read from and write to the control

registers. Also used for power management.

Column bus. 5-bit bus containing control and address infor-

mation for column accesses.

Clock to master. Interface clock used for transmitting RSL

signals to the Channel. Positive polarity.

Clock to master. Interface clock used for transmitting RSL

signals to the Channel. Negative polarity.

Data bus A. A 9-bit bus carrying a byte of read or write data

between the Channel and the RDRAM device. LDQA8 is

non-functional on modules with x16 RDRAM devices

Data bus B. A 9-bit bus carrying a byte of read or write data

between the Channel and the RDRAM device. LDQB8 is non-

functional on modules with x16 RDRAM devices.

Row bus. 3-bit bus containing control and address information

for row accesses.

Serial Clock input. Clock source used to read from and write

to the RDRAM control registers.

These pads are not connected. These 24 connector pads are

reserved for future use.

Clock from master. Interface clock used for receiving RSL

signals from the Channel. Positive polarity.

Clock from master. Interface clock used for receiving RSL

signals from the Channel. Negative polarity.

Serial Command Input. Pin used to read from and write to the

control registers. Also used for power management.

A2, B2, A4, B4, A6, B6, A8, B8, A10

I/O

RSL

B32, A32, B30, A30, B28, A28, B26,

A26, B24

B16, A18, B18

A34

A16, B14, A38, B38, A40, B40, A43,

B43, A44, B44, A45, B45, A46, B46,

A47, B47, A48, B48, A49, B49, A50,

B50, A77, B79

B83

B81

B59

I/O

RSL

CMOS

RCFM

RCFMN

RCMD

RSL

CMOS

Page 3

Version 1.0 July 2002

MR16R1622(4/8/G)DF0

MR18R1622(4/8/G)DF0

Signal

RCOL4..

RCOL0

RCTM

RCTMN

RDQA8..

RDQA0

RDQB8..

RDQB0

RROW2..

RROW0

RSCK

SA0

SA1

SA2

SCL

SDA

SIN

SOUT

SWP

CMOS

Vdd

Vref

Pins

A73, B73, A71, B71, A69

A79

A81

A91, B91, A89, B89, A87, B87, A85,

B85, A83

B61, A61, B63, A63, B65, A65, B67,

A67, B69

B77, A75, B75

A59

B53

B55

B57

A53

A55

B36

A36

A56, B56

A57

A35, B35, A37, B37

A41, A42, A54, A58, B41, B42, B54,

B58

A51, B51

I/O

Type

RSL

Description

Column bus. 5-bit bus containing control and address infor-

mation for column accesses.

Clock to master. Interface clock used for transmitting RSL

signals to the Channel. Positive polarity.

Clock to master. Interface clock used for transmitting RSL

signals to the Channel. Negative polarity.

Data bus A. A 9-bit bus carrying a byte of read or write data

between the Channel and the RDRAM device. RDQA8 is

non-functional on modules x16 RDRAM devices.

Data bus B. A 9-bit bus carrying a byte of read or write data

between the Channel and the RDRAM device. RDQB8 is

non-functional on modules x16 RDRAM devices.

Row bus. 3-bit bus containing control and address information

for row accesses.

Serial Clock input. Clock source used to read from and write

to the RDRAM control registers.

Serial Presence Detect Address 0.

Serial Presence Detect Address 1.

Serial Presence Detect Address 2.

Serial Presence Detect Clock.

Serial Presence Detect Data (Open Collector I/O).

Serial I/O for reading from and writing to the control registers.

Attaches to SIO0 of the first RDRAM device on the module.

Serial I/O for reading from and writing to the control registers.

Attaches to SIO1 of the last RDRAM device on the module.

SPD Voltage. Used for signals SCL, SDA, SWE, SA0, SA1

and SA2.

I/O

RSL

I/O

RSL

I/O

RSL

CMOS

Serial Presence Detect Write Protect (active high). When low,

the SPD can be written as well as read.

CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.

Supply voltage for the RDRAM core and interface logic.

Logic threshold reference voltage for RSL signals.

Page 4

Version 1.0 July 2002

MR16R1622DF0 Related Products

	MR16R1622DF0	MR16R1622	MR16R16224DF0	MR16R16228DF0	MR18R16224DF0	MR18R16228DF0	MR18R1622DF0	MR18R1622GDF0
Description	Key Timing Parameters	Key Timing Parameters	Key Timing Parameters	Key Timing Parameters	Key Timing Parameters	Key Timing Parameters	Key Timing Parameters	Key Timing Parameters

Recommended Resources

Circuit diagram for overvoltage protection using the principle of overheating caused by overvoltage

RS422 interface circuit

BG602 high output voltage integrated regulated power supply with zero potential raised

Reverse braking circuit for forward and reverse running motors (2)

810E computer motherboard circuit diagram_03

Alarm control keypad circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

1008HT-22NTJSC
NMP1K2-E#####-00
MTMM-130-05-T-Q-070
GMDE451S-CMI4J7-18W
M80-4T10205F1-07-322-03-322
SLRN222900BBFADG
CFF22-510-JT
ZSS-112-04-G-D-839-01
BZQ5259C_R1_10001
SMAJ10A
A2543WRA-14P-2-46-BK-G15
BC849C