EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

GRM1885C1H1R5CZ01D

Description
Multilayer Ceramic Capacitors MLCC - SMD/SMT 0603 1.5pF 50volts C0G +/-0.25pF
CategoryPassive components   
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance
Download Datasheet Parametric View All

GRM1885C1H1R5CZ01D Online Shopping

Suppliers Part Number Price MOQ In stock  
GRM1885C1H1R5CZ01D - - View Buy Now

GRM1885C1H1R5CZ01D Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT 0603 1.5pF 50volts C0G +/-0.25pF

GRM1885C1H1R5CZ01D Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerMurata
Product CategoryMultilayer Ceramic Capacitors MLCC - SMD/SMT
RoHSDetails
TerminationStandard
Capacitance1.5 pF
Voltage Rating DC50 VDC
DielectricC0G (NP0)
Tolerance0.25 pF
Case Code - in0603
Case Code - mm1608
Height0.8 mm
Minimum Operating Temperature- 55 C
Maximum Operating Temperature+ 125 C
ProductGeneral Type MLCCs
PackagingCut Tape
PackagingMouseReel
PackagingReel
Length1.6 mm
Package / Case0603 (1608 metric)
Termination StyleSMD/SMT
TypeChip Multilayer Ceramic Capacitor for General Purpose
Width0.8 mm
ClassClass 1
Factory Pack Quantity4000
Unit Weight0.000071 oz
Why does 2450 eboot crash when downloading NK DNW0.6 over 40M?
As the title says. It is normal to download NK of more than 20M. If I download 40M, the progress bar of DNW will stop after two-thirds of the download. Here are some printed information: _OEMPlatformI...
zhanghuiyang Embedded System
[FPGA warning message] No load capacitance is specified for output management
Warning: Found xx output pins without output pin load capacitance assignment Reason: No load capacitance is assigned to the output pin Solution: This function is used to estimate TCO and power consump...
eeleader FPGA/CPLD
About LVDS Levels in FPGA
I use AD9230, which outputs LVDS level. I connect its data to FPGA. For example, the AD data line is: AD0+ to AD12+ and AD0- to AD12-. How to process this data in FPGA? Is it to subtract the positive ...
dahaotile FPGA/CPLD
Timer A in ADC is used as sampling trigger source
Why can't I enter the ADC interrupt when using timer A as the trigger source?#includemsp430x14x.h #define M 4 static unsigned int index = 0 ;unsigned int results[M]; void ADC12_Init ( void ) ;void UAR...
Lucky_Hu Microcontroller MCU
There are a lot of problems with vxworks, please give me some advice!!! Let's communicate more!!! Thank you!!!
I have encountered many problems recently. Please help me! ! I am using an embedded VxWorks system based on the G4 platform. The chip is ppc 7447A and vxworks5.5.1. 1. A very strange phenomenon: after...
lnx Real-time operating system RTOS
Eliminating noise in your factory
Industrial automation systems use microprocessors, digital signal processors (DSPs), and sensor networks to control electromechanical processes. These components are highly sensitive, yet operate in a...
maylove Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1181  1952  1022  367  2719  24  40  21  8  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号