EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01EG-0050CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3QV01EG-0050CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01EG-0050CDI8 - - View Buy Now

8N3QV01EG-0050CDI8 Overview

Programmable Oscillators

8N3QV01EG-0050CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductVCXO
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
Memory leak under wince5.0, very small, grows 4k in a few minutes
The timer executes once every 3 seconds [code] Invalidate(); UpdateWindow(); [/code] The whole program does this one thing, displaying a picture every 3 seconds. But I used the system properties of wi...
honguan Embedded System
Academician Zhang Xiaoxiang, a leader in China's computer industry, wrote the title of Electronic Engineering World
2007.01.27 From: Electronic Engineering World [b] Electronic Engineering World Network Report [/b] Recently, Electronic Engineering World Editor-in-Chief Shi Wei made a special visit to Academician Zh...
soso Talking about work
In response to the call of the organization, we are going to make a 6720 board
DM642 is out of production now. One reason is that the company has no plans in this regard. The second reason is that not many people respond. The third reason is that it costs a lot. Making the board...
shicong DSP and ARM Processors
FAQ: Nexperia's high-power GaN FETs enable a new generation of efficient power supply designs
Live broadcast details:Nexperia's high-power GaN FETs enable a new generation of efficient power supply designsLive lecturer: Chen Qiuming | Nexperia GaN FET Chief Application EngineerFAQ 1. In actual...
EEWORLD社区 Power technology
Detecting the keystrokes and outputting them to the digital tube does not display correctly
[i=s]This post was last edited by JLennon on 2018-2-2 08:35[/i] The program is as follows, and the proteus code is attached. The buttons K8, K12, and K16 cannot be displayed. What went wrong? I really...
JLennon Microchip MCU
Fujitsu FRAM Show me my third prize
A good multimeter, very helpful for experiments....
littleshrimp Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 787  239  2313  1846  2656  16  5  47  38  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号