EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4QV01KG-0073CDI8

Description
Programmable Oscillators
CategoryPassive components   
File Size329KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N4QV01KG-0073CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4QV01KG-0073CDI8 - - View Buy Now

8N4QV01KG-0073CDI8 Overview

Programmable Oscillators

8N4QV01KG-0073CDI8 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryProgrammable Oscillators
ProductVCXO
Quad-Frequency Programmable
VCXO
General Description
The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL, P, M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements.
IDT8N4QV01 REV G
DATASHEET
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order codes),
re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVDS differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps
(typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N4QV01 REV G DATA SHEET
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4QV01GCD REVISION A MARCH 11, 2014
1
©2014 Integrated Device Technology, Inc.
C2000F2802X
What is the internal pull-up and pull-down register? How does it work? Please introduce...
Mavine Embedded System
Xilinx simulation can be realized, but the memory chip cannot be burned into it
XC3S500E chip, simulation .bit file can be burned in, but .mcs file cannot be burned in, so troublesome...
museum FPGA/CPLD
Don’t be silly (4): Never say no to others
Are you a "nice guy" in the company? If you just flatter others, you will lose their respect. Every company has nice guys who smile at everyone and never say "NO" to anyone's request. If you are a new...
Lazy_Boy Talking about work
Max485 receiving enable problem
Good afternoon everyone, I suddenly thought of a question, so I'm here to ask you guys for advice. [align=center][/align] [align=center] [align=left] What I want to ask is, the DE/RE pin is the enable...
liaoyuanhong Industrial Control Electronics
Ask about two small problems in S3C6410 Camera
1. Caution! All external camera interface IOs must not be combined with any other GPIO or bi-directional ports. The above sentence seems to mean that all camera external IO interfaces cannot be "combi...
tiantangii Embedded System
What is the best radius for a serpentine line?
The PCB needs to have equal length snake lines, how big should the fillet be?...
琉璃珠 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1648  1252  2514  816  2059  34  26  51  17  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号