SY10ELT21LZG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> SY10ELT21LZG

SY10ELT21LZG: DescriptionTranslation - Voltage Levels Differential PECL-to-TTL Translator; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size54KB，6 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric Compare View All

SY10ELT21LZG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SY10ELT21LZG	-	-	View	Buy Now

SY10ELT21LZG Overview

Translation - Voltage Levels Differential PECL-to-TTL Translator

SY10ELT21LZG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	SOP,
Reach Compliance Code	compliant
ECCN code	EAR99
maximum delay	2.5 ns
Interface integrated circuit type	PECL TO TTL TRANSLATOR
JESD-30 code	R-PDSO-G8
JESD-609 code	e4
length	4.93 mm
Humidity sensitivity level	3
Number of digits	1
Number of functions	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output latch or register	NONE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.73 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	3.95 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Micrel, Inc.

3.3V DIFFERENTIAL

LVPECL-to-LVTTL

TRANSLATOR

Precision Edge

SY10ELT21L

Precision Edge

SY100ELT21L

SY10ELT21L

SY100ELT21L

FEATURES

3.3V power supply

2.0ns typical propagation delay

Low power

Differential LVPECL inputs

24mA TTL outputs

Flow-through pinouts

Available in 8-pin SOIC package

Precision Edge

DESCRIPTION

The SY10/100ELT21L are single differential LVPECL-

to-LVTTL translators using a single +3.3V power supply.

Because LVPECL (Low Voltage Positive ECL) levels are

used, only +3.3V and ground are required. The small

outline 8-lead SOIC package and low skew single gate

design make the ELT21L ideal for applications that require

the translation of a clock or data signal where minimal

space, low power, and low cost are critical.

allows a differential, single-ended, or AC-coupled

interface to the device. If used, the V

output should be

bypassed to V

with 0.01µF capacitor.

Under open input conditions, the /D will be biased at a

/2 voltage level and the D input will be pulled to

ground. This condition will force the Q output low to

provide added stability.

The ELT21L is available in both ECL standards: the

10ELT is compatible with positive ECL 10H logic levels,

while the 100ELT is compatible with positive ECL 100K

logic levels.

PIN NAMES

D, /D

GND

TTL Output

Differential LVPECL Inputs

+3.3V Supply

Reference Output

Ground

Function

Precision Edge is a registered trademark of Micrel, Inc.

M9999-031506

hbwhelp@micrel.com or (408) 955-1690

Rev.: D

Amendment: /0

Issue Date: March 2006

SY10ELT21LZG Related Products

	SY10ELT21LZG	SY100ELT21LZG	SY100ELT21LZG-TR	SY10ELT21LZG-TR
Description	Translation - Voltage Levels Differential PECL-to-TTL Translator	Translation - Voltage Levels Differential PECL-to-TTL Translator	Translation - Voltage Levels	Translation - Voltage Levels
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	Microchip	Microchip	Microchip	Microchip
package instruction	SOP,	SOP,	SOP,	SOP,
Reach Compliance Code	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
maximum delay	2.5 ns	2.5 ns	2.5 ns	2.5 ns
Interface integrated circuit type	PECL TO TTL TRANSLATOR	PECL TO TTL TRANSLATOR	PECL TO TTL TRANSLATOR	PECL TO TTL TRANSLATOR
JESD-30 code	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e4	e4	e4	e4
length	4.93 mm	4.93 mm	4.93 mm	4.93 mm
Humidity sensitivity level	3	3	1	1
Number of digits	1	1	1	1
Number of functions	1	1	1	1
Number of terminals	8	8	8	8
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Output latch or register	NONE	NONE	NONE	NONE
Output polarity	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260	260	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.73 mm	1.73 mm	1.73 mm	1.73 mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	40	40	40	NOT SPECIFIED
width	3.95 mm	3.95 mm	3.95 mm	3.95 mm

Recommended Resources

60Hz input notch filter circuit

Delay and stretch circuit

HT-1300A circuit

Photoelectric adjustment circuit

Computer motherboard circuit diagram 440LX_23

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components