EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5914A512NLGI

Description
Clock Generators & Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size431KB,37 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5P49V5914A512NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5914A512NLGI - - View Buy Now

5P49V5914A512NLGI Overview

Clock Generators & Support Products VersaClock 5 LP Program CLK

5P49V5914A512NLGI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology)
Product CategoryClock Generators & Support Products
RoHSDetails
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V5914
DATASHEET
Description
The 5P49V5914 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to three independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Three fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Three universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os - LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDO
3
OUT3
OUT3B
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
EPAD
GND
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
5P49V5914 MARCH 3, 2017
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
©2017 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
NC
PC and wince synchronization problem
I use a desktop computer to connect to Advantech 6552 industrial control board WinCE system through a dual-machine interconnection cable. The desktop computer's IP is 192.168.0.12 and the industrial c...
岚裳 Embedded System
dsp2812 learning experience
Haha, I took some time to write a blog to talk about my experience in learning dsp2812. Welcome everyone to discuss it together~~~ [url=https://home.eeworld.com.cn/my/space.php?uid=117818&do=blog&id=2...
gaoxiao Microcontroller MCU
Shangwei Technology-Computer Room Environment Monitoring Expert
Shangwei Technology - computer room environment monitoring expert, computer room environment monitoring product professional manufacturer, products are stable, easy to use, low power consumption, prod...
t450863@126.com Embedded System
A novice was experimenting with A/D conversion and couldn't find the problem (solved, thank you)
[i=s]This post was last edited by chi80929 on 2015-9-18 10:57[/i] Good morning everyone, I am learning msp430f169 by myself, and I am practicing the following experiment, but the LED of p1.0 that I wa...
chi80929 Microcontroller MCU
Can anyone help explain the FPGA upload issue?
Why can I upload the whole file sometimes but only partially sometimes? What is the relationship with the hardware? What is the difference between uploading via STI and uploading via external FLASH?...
脚根_梅 FPGA/CPLD
SCSI miniport driver problem
Can anyone explain the basic structure of scsi miniport driver?...
businiao0002007 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1954  212  2667  2825  2359  40  5  54  57  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号