EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1005S-75+

Description
Delay Lines / Timing Elements
Categorylogic    logic   
File Size62KB,6 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Environmental Compliance
Download Datasheet Parametric View All

DS1005S-75+ Overview

Delay Lines / Timing Elements

DS1005S-75+ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMaxim
Reach Compliance Codeunknown
JESD-30 codeR-XDSO-G16
JESD-609 codee3
Humidity sensitivity level1
Number of functions1
Number of taps/steps5
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
power supply5 V
Maximum supply current (ICC)75 mA
programmable delay lineNO
Prop。Delay @ Nom-Sup75 ns
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Base Number Matches1
DS1005
5-Tap Silicon Delay Line
www.dalsemi.com
FEATURES
All-silicon time delay
5 taps equally spaced
Delay tolerance ±2 ns or ±3%, whichever is
greater
Stable and precise over temperature and
voltage range
Leading and trailing edge accuracy
Economical
Auto-insertable, low profile
Standard 14-pin DIP, 8-pin DIP, or 16-pin
SOIC
Tape and reel available for surface-mount
Low-power CMOS
TTL/CMOS compatible
Vapor phase, IR and wave solderability
Custom delays available
Quick turn prototypes
Extended temperature range available
IN
NC
NC
TAP 2
NC
TAP 4
GND
PIN ASSIGNMENT
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
NC
TAP 1
NC
TAP 3
NC
TAP 5
IN
NC
NC
TAP 2
NC
TAP 4
NC
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
NC
NC
TAP 1
NC
TAP 3
NC
TAP 5
DS1005 14-Pin DIP (300-mil)
See Mech. Drawings Section
DS1005S 16-Pin SOIC
(300-mil)
See Mech. Drawings Section
8
7
6
5
V
CC
TAP 1
TAP 3
TAP 5
IN
TAP 2
TAP 4
GND
1
2
3
4
DS1005M 8-Pin DIP (300-mil)
See Mech. Drawings Section
PIN DESCRIPTION
TAP 1-TAP 5
V
CC
GND
NC
IN
- TAP Output Number
- +5 Volts
- Ground
- No Connection
- Input
DESCRIPTION
The DS1005 5-Tap Silicon Delay Line provides five equally spaced taps with delays ranging from 12 ns
to 250 ns, with an accuracy of
±2
ns or
±3%,
whichever is greater. This device is offered in a standard 14-
pin DIP, making it compatible with existing delay line products. Space-saving 8-pin DIPs and 16-pin
SOICs are also available. Both enhanced performance and superior reliability over hybrid technology is
achieved by the combination of a 100% silicon delay line and industry standard DIP and SOIC
packaging. In order to maintain complete pin compatibility, DIP packages are available with hybrid lead
configurations. The DS1005 reproduces the input logic level at each tap after the fixed delay specified by
the dash number in Table 1. The device is designed with both leading and trailing edge accuracy. Each
tap is capable of driving up to ten 74LS loads. Dallas Semiconductor can customize standard products to
meet special needs. For special requests and rapid delivery, call (972) 371–4348.
1 of 6
111799
Using pb4.2 to download the WINCE image using a network cable, an error occurred. Unable to download,,,
When downloading the WINCE image with PB4.2 using a network cable, an error occurs. Unable to download, a dialog box pops up with the title: Connection to Target Failed. Content: platform Builder was ...
aug_com Embedded System
I use ISE10.1, but when I create a new file, there is no chipscope file format in the directory I open. Can someone help me?
After installing the software, chipscope and other software are installed, but when I open it, I can't find the chipscope file format. Do I need to import it? How can I solve this problem?...
刘皓辰 FPGA/CPLD
The long-awaited prize finally came out - received the TI event prize
Finally received the prize from TI Precision Labs Signal Chain Premium Course Campaign --- the thermos cup is very pretty......
Orima Talking
Q&A: How to use multiple clock pins on an FPGA?
Hello everyone: I see that there are multiple clock input pins on the FPGA chip, but the board I have only has one clock crystal connected to one pin. How can I use the other clock pins? Thank you!...
xunxun109 FPGA/CPLD
MCU reset problem caused by relay pull-in
The microcontroller controls the relay to close through the transistor, driving the motor to rotate. At the moment the relay closes, the microcontroller resets. How can I solve this problem?...
qrnuyangfu Integrated technical exchanges
Self-made and debugged electron tube amplifier
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i]When making a tube amplifier, the following issues should be focused on. 1. Power supply system The quality of the power supply s...
lorant Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1829  2599  493  2014  1294  37  53  10  41  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号