531MB435M000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531MB435M000BGR

531MB435M000BGR: DescriptionLVPECL Output Clock Oscillator, 435MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB435M000BGR Overview

LVPECL Output Clock Oscillator, 435MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB435M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	435 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Schmidt circuit

Telephone hang-up reminder circuit diagram

Accurate FM tuning indication circuit

Variable duty cycle oscillator

LC2210 lock switch settings

Bridge tube high voltage rectifier circuit

Graduation thesis help~~~~: I am writing a paper on designing an electronic scale using a single-chip microcomputer. I hope someone can help me find some examples. Thank you. Email: lzw798@163.com...; lizhouwen MCU

I would like to ask a question about the analog circuit of the oscilloscope signal acquisition front end.: [size=4][backcolor=rgb(239, 245, 249)]This circuit is at the front end of the input of a simple oscilloscope. The function should be to select the AC sampling mode and the DC sampling mode, and to div...; 6688hyc Analog electronics

Model 2602 SourceMeter System Setup for LIV Testing: The entire LIV test can be written as a test sequence or script. In this script, the SMUA channel of the Model 2602 is programmed to perform a current sweep from 0 to 100 mA , with 100 steps of 1 mA ....; Jack_ma Test/Measurement

How does Allegro create a thermal pad with vias?: Dear forum friends, when I used Allegro to make [color=#0066cc]package[/color] recently, I needed to use a heat dissipation pad with vias. One idea I had was: use Pad Designer to create a pad, and mak...; 文心雕龙7 PCB Design

5v-10v input, 5V output. DX recommends a power chip.: 5v-10v input, 5V output. DX recommends a power chip....; liukui_86 Embedded System

EEWORLD Forum WeChat public account is officially launched!: [font=微软雅黑][color=#434343] [/color][color=#8b0000] [size=5]EEWORLD Forum WeChat public account is officially launched today! Scan the QR code below to join. [/size][/color] [backcolor=rgb(251, 255, 24...; EEWORLD社区 Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components