EEWORLDEEWORLDEEWORLD

Part Number

Search

5U49319NLG8

Description
Clock Generators & Support Products Very Low PWR CLK Freescale MCU 1.5V
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size309KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

5U49319NLG8 Online Shopping

Suppliers Part Number Price MOQ In stock  
5U49319NLG8 - - View Buy Now

5U49319NLG8 Overview

Clock Generators & Support Products Very Low PWR CLK Freescale MCU 1.5V

5U49319NLG8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeVFQFPN
package instructionVFQFPN-48
Contacts48
Manufacturer packaging codeNLG48P1
Reach Compliance Codecompliant
ECCN codeEAR99
Samacsys DescriptionVFQFP-N 7 X7 X .9MM
JESD-30 codeS-XQCC-N48
JESD-609 codee3
length7 mm
Humidity sensitivity level3
Number of terminals48
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency66.66 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency27 MHz
Maximum seat height0.9 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width7 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
DATASHEET
VERY LOW POWER CLOCK FOR FREESCALE MCU’S
IDT5U49319
General Description
The IDT5U49319 is a very low power clock for Freescale
MCU’s. It uses a 1.5V core and Low-Power HCSL
(LP-HCSL) differential outputs for minimal power
consumption. The SATA and SRC outputs are PCIe Gen1/2
compatible.
Features/Benefits
Various outputs are configurable to run in power down;
supports Wake_On_LAN
FPGA clock frequency is selectable via SMBus; allows
low-power system standby
Strapping pin sources SRC outputs from either spreading
or non-spreading PLL; maximum system flexibility
FLEX clock is pin selectable to be FPGA clock or USB
PHY clock; maximum system flexibility
TEST pin tri-states all outputs; speeds up board test
External 25MHz crystal; supports tight ppm
OE# pins; support SRC power management
Low power differential clock outputs; reduced power and
board space
Differential outputs internally terminated to 100
differential impedance; reduced board space
Space-saving 7x7mm 48-pin VFQFPN with 0.5mm pad
pitch; reduced board space without the need for fine pitch
assembly techniques
Recommended Application
Clock Chip for Freescale P10xx & P20xx MCU’s
Output Features
4 - LP-HCSL SRC pairs w/integrated source terminations
1 - LP-HCSL SATA pair w/integrated source terminations
1 - 25MHz 2.5V/3.3V LVCMOS output
2 - 66.66MHz 3.3V LVCMOS outputs
1 - FPGA 33.33MHz 2.5V/3.3V LVCMOS output
1 - FLEX clock 2.5V/3.3V LVCMOS output
1 - 125M GTX clock 2.5V LVCMOS output
1 - 26MHz 2.5V/3.3V LVCMOS output
Key Specifications
SRC/SATA cycle-to-cycle jitter <85ps
SRC/SATA PCIe Gen1/2 compliant
Block Diagram
25M
25M
vMODE0
PLL A
-0.5%
SS
1
0
3V66(1:0)
FPGACLK
SRC(3:0)_LRS
SATA_LRS
GTX125M
PLL B
non-SS
1
0
PLL C
vMODE1
SDATA_3.3
SCLK_3.3
^CLKPWRGD_PD#_3.3
vSS_EN_1.5
^OE(A:B)#_3.3
vvTEST_SEL_1.5
vFS(1:0)_1.5
Control
Logic
FLEXCLK
26M
IDT®
VERY LOW POWER CLOCK FOR FREESCALE MCU’S
1
IDT5U49319
REV D 043014
Let's discuss: How to debug the appropriate parameters of this RC
The power supply circuit diagram below encounters a TL431 compensation problem Please help discuss this. 1. According to the experience of actual power supply design, regarding the compensation proble...
灞波儿奔 Power technology
Showing the telescope I received --- adding a comparison picture
[i=s]This post was last edited by IC Crawler on 2014-3-12 20:58[/i] The telescope I received is very big and heavy! It will be useful for my trip soon. I tried it and it can see very far! {:1_95:} Tha...
IC爬虫 Microcontroller MCU
A stack error occurred when closing or jumping to a dialog box!
Set a breakpoint and trace to the end of OnDestroy(). There is no error. Jumping to the next dialog box or OnCancel() itself will cause [Stack fault]: Thread=8f8755d8 Proc=8e44c7b0 'Unicom.exe' AKY=00...
simple Embedded System
Ultrasonic standing wave axial suspension mobile device word supplementary materials
The content of the word document is similar to the post. You can download it if you need it. Ultrasonic standing wave axial suspension mobile device word supplementary material:...
燕云十八骑 GD32 MCU
ce bootload problem
I recently learned about ce's bootload and eboot. When I used the bootload provided by the supplier of the original development board QQ2440 to burn eboot and nk.bin, the following was printed out fro...
netthief Embedded System
Oscilloscope sampling rate and oscilloscope memory depth
[align=left][color=#000][font=Simsun][size=3][b]Sampling rate and memory depth of oscilloscope[/b][/size][/font][/color][/align][align=left][color=#000][font=Simsun][size=3]When selecting an oscillosc...
rthtyj Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2679  455  223  2556  388  54  10  5  52  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号