EEWORLDEEWORLDEEWORLD

Part Number

Search

EP1C6F240I6

Description
FPGA, 20060 CLBS, 405 MHz, PBGA400
Categorysemiconductor    Programmable logic devices   
File Size544KB,94 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

EP1C6F240I6 Overview

FPGA, 20060 CLBS, 405 MHz, PBGA400

EP1C6F240I6 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals400
Maximum supply/operating voltage1.58 V
Minimum supply/operating voltage1.42 V
Rated supply voltage1.5 V
Processing package description21 X 21 MM, 1.00 MM PITCH, LEAD FREE, FBGA-400
stateACTIVE
packaging shapeSQUARE
Package SizeGRID ARRAY
surface mountYes
Terminal formBALL
Terminal spacing1 mm
terminal coatingTIN LEAD
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
organize20060 CLBS
Maximum FCLK clock frequency405 MHz
Number of configurable logic modules20060
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Cyclone
®
FPGA Family
Data Sheet
March 2003, ver. 1.1
Introduction
Preliminary
Information
The Cyclone
TM
field programmable gate array family is based on a 1.5-V,
0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic
elements (LEs) and up to 288 Kbits of RAM. With features like phase-
locked loops (PLLs) for clocking and a dedicated double data rate (DDR)
interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory
requirements, Cyclone devices are a cost-effective solution for data-path
applications. Cyclone devices support various I/O standards, including
LVDS at data rates up to 311 megabits per second (Mbps) and 66-MHz,
32-bit peripheral component interconnect (PCI), for interfacing with and
supporting ASSP and ASIC devices. Altera also offers new low-cost serial
configuration devices to configure Cyclone devices.
Features...
2,910 to 20,060 LEs, see
Table 1
Up to 294,912 RAM bits (36,864 bytes)
Supports configuration through low-cost serial configuration device
Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards
Support for 66-MHz, 32-bit PCI standard
Low speed (311 Mbps) LVDS I/O support
Up to two PLLs per device provide clock multiplication and phase
shifting
Up to eight global clock lines with six clock resources available per
logic array block (LAB) row
Support for external memory, including DDR SDRAM (133 MHz),
FCRAM, and single data rate (SDR) SDRAM
Support for multiple intellectual property (IP) cores, including
Altera
MegaCore
functions and Altera Megafunctions Partners
Program (AMPP
SM
) megafunctions
Table 1. Cyclone Device Features
Feature
LEs
M4K RAM blocks (128
×
36 bits)
Total RAM bits
PLLs
Maximum user I/O pins
(1)
Note to
Table 1:
(1)
This parameter includes global clock pins.
EP1C3
2,910
13
59,904
1
104
EP1C4
4,000
17
78,336
2
301
EP1C6
5,980
20
92,160
2
185
EP1C12
12,060
52
239,616
2
249
EP1C20
20,060
64
294,912
2
301
Altera Corporation
DS-CYCLONE-1.1
1
Share some public closed-loop stepper data collected
The attachment is too large, please put it in EE Download Center https://download.eeworld.com.cn/detail/freebsder/623182...
freebsder Motor Drive Control(Motor Control)
EEWORLD University - Video tutorial on how to use a tablet oscilloscope
Video tutorial on how to use a tablet oscilloscope : https://training.eeworld.com.cn/course/5738...
Micsig麦科信 Test/Measurement
The driver generated by DriverWorks is different from the example given. Please give me some advice.
As the title says, the driver generated by DriverWorks is different from the example given. I want to ask, is this something I wrote after using DriverWorks to generate the framework? Or is the new ve...
sapt Embedded System
149 Interruption Problem
P1 port interrupt measures the number of falling edges of pulses.Why is it more accurate at high frequencies?But at low frequencies, it is found that one falling edge will cause multiple interrupts.#p...
cryptowings Microcontroller MCU
TI multi-core DSP C66XX development experience
1. The Prolife tool under ccs5.1---Tools provides analysis of L2 and L1D. 2. For L1 P, spru187t under \ccsv5\tools\compiler\c6000\doc contains an introduction to cache layout tools, which can optimize...
Aguilera DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 255  1259  2707  487  2102  6  26  55  10  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号