EP1C3Q400I8ES datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> EP1C3Q400I8ES

EP1C3Q400I8ES: DescriptionFPGA, 5980 CLBS, 275 MHz, PQFP144; Categorysemiconductor Programmable logic devices; File Size755KB，104 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EP1C3Q400I8ES Overview

FPGA, 5980 CLBS, 275 MHz, PQFP144

EP1C3Q400I8ES Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	144
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144
state	ACTIVE
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	TIN LEAD
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
organize	5980 CLBS
Maximum FCLK clock frequency	275 MHz
Number of configurable logic modules	5980
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY

Preview

Download Datasheet

View All

Section I. Cyclone FPGA

Family Data Sheet

This section provides designers with the data sheet specifications for

Cyclone

devices. The chapters contain feature definitions of the internal

architecture, configuration and JTAG boundary-scan testing information,

DC operating conditions, AC timing parameters, a reference to power

consumption, and ordering information for Cyclone devices.

This section contains the following chapters:

■

Chapter 1. Introduction

Chapter 2. Cyclone Architecture

Chapter 3. Configuration & Testing

Chapter 4. DC & Switching Characteristics

Chapter 5. Reference & Ordering Information

Revision History

Refer to each chapter for its own specific revision history. For information

on when each chapter was updated, refer to the Chapter Revision Dates

section, which appears in the complete handbook.

Altera Corporation

Section I–1

Preliminary

1. Introduction

C51001-1.4

Introduction

The Cyclone

field programmable gate array family is based on a 1.5-V,

0.13-μm, all-layer copper SRAM process, with densities up to 20,060 logic

elements (LEs) and up to 288 Kbits of RAM. With features like phase-

locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory

requirements, Cyclone devices are a cost-effective solution for data-path

applications. Cyclone devices support various I/O standards, including

LVDS at data rates up to 640 megabits per second (Mbps), and 66- and

33-MHz, 64- and 32-bit peripheral component interconnect (PCI), for

interfacing with and supporting ASSP and ASIC devices. Altera also

offers new low-cost serial configuration devices to configure Cyclone

devices.

The following shows the main sections in the Cyclone FPGA Family Data

Sheet:

Section

Page

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–1

Logic Array Blocks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–3

Logic Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5

MultiTrack Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–12

Embedded Memory. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18

Global Clock Network & Phase-Locked Loops. . . . . . . . . . . 2–29

I/O Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–39

Power Sequencing & Hot Socketing . . . . . . . . . . . . . . . . . . . . 2–55

IEEE Std. 1149.1 (JTAG) Boundary Scan Support . . . . . . . . . . 3–1

SignalTap II Embedded Logic Analyzer . . . . . . . . . . . . . . . . . 3–5

Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–5

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–1

Power Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–8

Timing Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9

Software. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Device Pin-Outs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5–1

Altera Corporation

January 2007

1–1

Preliminary

Recommended Resources

Changling-Ariston brand RE-290 refrigerator circuit

Energy-saving emergency fluorescent lamp circuit

Loop chasing light circuit

Inductive automatic switch circuit

Nine-digit key code lock circuit

875p computer motherboard circuit diagram_006

What is the difference between a vector signal source and an RF signal source?: [i=s]This post was last edited by len123 on 2020-3-31 13:50[/i]What is the difference between a vector signal source and an RF signal source? What is the difference between a vector signal source and ...; len123 Test/Measurement

《EEWORLD Community Reward and Punishment System》: [b][size=4]Community Reward and Punishment System[/size][/b] 1. Three outstanding engineers will be selected every month based on their prestige and post quality, and small gifts will be distributed; ...; soso Suggestions & Announcements

Why is the initial value assigned to the register 1'b1 when resetting in Verilog, but it is always 0 when i is collected? What is going on?: //This is an example of debounce in the book module key_debounce_3 (clk_10m, rst_n, key_in, key_out); input clk_10m,rst_n,key_in; output key_out; //------------- -------------------------- reg key_rst...; panxiao FPGA/CPLD

I don't have enough download points. Is there any good way to earn points?: [i=s]This post was last edited by 时光1111 on 2019-10-31 13:46[/i]When answering, please comment promptly Upload good stuff Electronic Engineering World is pretty good, with 3 initial points Not as stin...; 时光1111 Download Centre

[EEWORLD 53rd] The community star of August 2013 is announced!: Thanks for your attention and support to the forum. Here we have selected the netizens who made outstanding contributions to the forum in August.[align=left][color=#000][font=Helvetica, Arial, sans-se...; EEWORLD社区 Suggestions & Announcements

IAR compiler data export: Can IAR's array in the WATCH window be exported directly to the outside? I want to use matlab to analyze it. The array is very large, and copying it one by one is definitely not an option. Sending it ...; liudingli stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components