EP1C3Q144C7 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> EP1C3Q144C7

EP1C3Q144C7: DescriptionFPGA, 20060 CLBS, 405 MHz, PBGA400; Categorysemiconductor Programmable logic devices; File Size544KB，94 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EP1C3Q144C7 Overview

FPGA, 20060 CLBS, 405 MHz, PBGA400

EP1C3Q144C7 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	400
Maximum supply/operating voltage	1.58 V
Minimum supply/operating voltage	1.42 V
Rated supply voltage	1.5 V
Processing package description	21 X 21 MM, 1.00 MM PITCH, LEAD FREE, FBGA-400
state	ACTIVE
packaging shape	SQUARE
Package Size	GRID ARRAY
surface mount	Yes
Terminal form	BALL
Terminal spacing	1 mm
terminal coating	TIN LEAD
Terminal location	BOTTOM
Packaging Materials	PLASTIC/EPOXY
organize	20060 CLBS
Maximum FCLK clock frequency	405 MHz
Number of configurable logic modules	20060
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY

Preview

Download Datasheet

View All

Cyclone

FPGA Family

Data Sheet

March 2003, ver. 1.1

Introduction

Preliminary

Information

The Cyclone

field programmable gate array family is based on a 1.5-V,

0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic

elements (LEs) and up to 288 Kbits of RAM. With features like phase-

locked loops (PLLs) for clocking and a dedicated double data rate (DDR)

interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory

requirements, Cyclone devices are a cost-effective solution for data-path

applications. Cyclone devices support various I/O standards, including

LVDS at data rates up to 311 megabits per second (Mbps) and 66-MHz,

32-bit peripheral component interconnect (PCI), for interfacing with and

supporting ASSP and ASIC devices. Altera also offers new low-cost serial

configuration devices to configure Cyclone devices.

■

Features...

2,910 to 20,060 LEs, see

Table 1

Up to 294,912 RAM bits (36,864 bytes)

Supports configuration through low-cost serial configuration device

Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards

Support for 66-MHz, 32-bit PCI standard

Low speed (311 Mbps) LVDS I/O support

Up to two PLLs per device provide clock multiplication and phase

shifting

Up to eight global clock lines with six clock resources available per

logic array block (LAB) row

Support for external memory, including DDR SDRAM (133 MHz),

FCRAM, and single data rate (SDR) SDRAM

Support for multiple intellectual property (IP) cores, including

Altera



MegaCore



functions and Altera Megafunctions Partners

Program (AMPP

) megafunctions

Table 1. Cyclone Device Features

Feature

LEs

M4K RAM blocks (128

36 bits)

Total RAM bits

PLLs

Maximum user I/O pins

(1)

Note to

Table 1:

(1)

This parameter includes global clock pins.

EP1C3

2,910

59,904

104

EP1C4

4,000

78,336

301

EP1C6

5,980

92,160

185

EP1C12

12,060

239,616

249

EP1C20

20,060

294,912

301

Altera Corporation

DS-CYCLONE-1.1

Preliminary Information

Cyclone FPGA Family Data Sheet

Table of

Contents

Introduction ........................................................................................................1

Features ............................................................................................................... 1

Table of Contents ...............................................................................................3

Functional Description......................................................................................4

Logic Array Blocks.............................................................................................6

Logic Elements ...................................................................................................9

MultiTrack Interconnect .................................................................................17

Embedded Memory.........................................................................................23

Global Clock Network & Phase-Locked Loops...........................................34

I/O Structure ....................................................................................................44

Power Sequencing & Hot Socketing .............................................................60

IEEE Std. 1149.1 (JTAG) Boundary Scan Support .......................................60

SignalTap II Embedded Logic Analyzer ...................................................... 65

Configuration ...................................................................................................65

Operating Conditions......................................................................................67

Power Consumption........................................................................................73

Timing Model ...................................................................................................73

Software............................................................................................................. 93

Device Pin-Outs ...............................................................................................93

Ordering Information......................................................................................93

Altera Corporation

Recommended Resources

Photoelectric remote control switch circuit

LM1894 principle and application (b)

Pest control circuit diagram_Electronic mosquito repellent circuit diagram

Inverter circuit 11

810E computer motherboard circuit diagram_31

Rice cooker circuit diagram 02

I copied ltbytyn's I2C program completely, why doesn't it work properly?: I have a few 24C02 EEPROMs, and I used F28027 to do a read and write test on them. I read TI's documents twice, but I didn't fully understand them, so I used ltbytyn's program, @ltbytyn's F28027 I2C p...; dontium Microcontroller MCU

About MSP430 Learning Program: Today I saw a group buying board on the forum again, and I really want to get one to play with. The simulation part of this board seems to be very similar to the MSP430 board last time. It has a three...; 0212009623 Microcontroller MCU

GaN Finishing Station 2: GaN Technology Then and Now Targeted GaN RD Understanding GaN Device Thermal Analysis Research and application of GaN materials Medium and high voltage GaN devices: vertical or horizontal? Qorvo helps...; btty038 RF/Wirelessly

15075018luerdu: Teacher, please help me take a look at this program and see if there is anything missing....; 15075018luerdu MCU

Regarding the USB kitl problem! Everyone help!: Now our board has a problem when connecting to the usb_rndis kitl. The specific phenomenon is that every time the USB cable of the device is inserted, after clicking the attach operation in the pb, th...; christy Embedded System

#August Modification# Install a standard USB port on my Win8 tablet: I bought a Win8 tablet, dell venue 8 pro, but it only has one micro USB port... Although it can be used as a host to connect USB devices, it is still a bit inconvenient. On the one hand, it must be co...; anqi90 DIY/Open Source Hardware

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components